DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CY7B9911(2007) Просмотр технического описания (PDF) - Cypress Semiconductor

Номер в каталоге
Компоненты Описание
производитель
CY7B9911
(Rev.:2007)
Cypress
Cypress Semiconductor Cypress
CY7B9911 Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CY7B9911
RoboClock+™
Switching Characteristics
Over the Operating Range[2, 10]
Parameter
fNOM
Description
Operating Clock
Frequency in MHz
FS = LOW[1, 2]
FS = MID[1, 2]
FS = HIGH[1, 2 , 3]
tRPWH
tRPWL
tU
REF Pulse Width HIGH
REF Pulse Width LOW
Programmable Skew Unit
tSKEWPR
tSKEW0
tSKEW1
tSKEW2
tSKEW3
tSKEW4
tDEV
tPD
tODCV
tPWH
tPWL
tORISE
tOFALL
tLOCK
tJR
Zero Output Matched Pair Skew
(XQ0, XQ1)[11, 12]
Zero Output Skew (All Outputs)[11, 13]
Output Skew (Rise-Rise, Fall-Fall, Same
Class Outputs)[11, 14]
Output Skew (Rise-Fall, Nominal-Inverted,
Divided-Divided)[11, 14]
Output Skew (Rise-Rise, Fall-Fall, Different
Class Outputs)[11, 14]
Output Skew (Rise-Fall, Nominal-Divided,
Divided-Inverted)[11, 14]
Device-to-Device Skew[10, 15]
Propagation Delay, REF Rise to FB Rise
Output Duty Cycle Variation[18]
Output HIGH Time Deviation from 50%[17, 18]
Output LOW Time Deviation from 50%[17, 18]
Output Rise Time[17, 19]
Output Fall Time[17, 19]
PLL Lock Time[20]
Cycle-to-Cycle Output
Jitter
RMS[10]
Peak-to-Peak[10]
CY7B9911–5
Min
Typ Max
15
30
25
50
40
100
4.0
4.0
See
Table 1
0.1 0.25
0.25 0.5
0.6 0.7
0.5 1.2
0.5 0.9
0.5 1.2
– 0.5
– 1.0
0.15
0.15
1.25
0.0 +0.5
0.0 +1.0
2.0
2.5
1.0 1.5
1.0 1.5
0.5
25
200
CY7B9911–7
Min
Typ Max
15
30
25
50
40
100
4.0
4.0
See
Table 1
0.1 0.25
Unit
MHz
ns
ns
ns
0.3 0.75 ns
0.6 1.0 ns
1.0 1.7 ns
0.7 1.4 ns
1.2 1.9 ns
– 0.7
– 1.2
0.15
0.15
1.65 ns
0.0 +0.7 ns
0.0 +1.2 ns
2.5 ns
3
ns
1.5 2.5 ns
1.5 2.5 ns
0.5 ms
25
ps
200 ps
Notes
9. Test conditions assume signal transition times of 2 ns or less and output loading as shown in the AC Test Loads and Waveforms unless otherwise specified.
10. Guaranteed by statistical correlation. Tested initially and after any design or process changes that affect these parameters.
11. SKEW is defined as the time between the earliest and the latest output transition among all outputs for which the same tU delay is selected when all are loaded with
30 pF and terminated with 50Ω to 2.06V.
12. tSKEWPR is defined as the skew between a pair of outputs (XQ0 and XQ1) when all eight outputs are selected for 0tU.
13. tSKEW0 is defined as the skew between outputs when they are selected for 0tU. Other outputs are divided or inverted but not shifted.
14. There are three classes of outputs: Nominal (multiple of tU delay), Inverted (4Q0 and 4Q1 only with 4F0 = 4F1 = HIGH), and Divided (3Qx and 4Qx only in Divide-by-2
or Divide-by-4 mode).
15. tDEV is the output-to-output skew between any two devices operating under the same conditions (VCC ambient temperature, air flow, and so on).
16. tODCV is the deviation of the output from a 50% duty cycle. Output pulse width variations are included in tSKEW2 and tSKEW4 specifications.
17. Specified with outputs loaded with 30 pF. Devices are terminated through 50Ω to 2.06V.
18. tPWH is measured at 2.0V. tPWL is measured at 0.8V.
19. tORISE and tOFALL measured between 0.8V and 2.0V.
20. tLOCK is the time that is required before synchronization is achieved. This specification is valid only after VCC is stable and within normal operating limits. This
parameter is measured from the application of a new signal or frequency at REF or FB until tPD is within specified limits.
Document Number: 38-07209 Rev. *B
Page 7 of 13

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]