DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CY7B9911(2007) Просмотр технического описания (PDF) - Cypress Semiconductor

Номер в каталоге
Компоненты Описание
производитель
CY7B9911
(Rev.:2007)
Cypress
Cypress Semiconductor Cypress
CY7B9911 Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CY7B9911
RoboClock+™
Block Diagram Description
Phase Frequency Detector and Filter
The Phase Frequency Detector and Filter blocks accept inputs
from the reference frequency (REF) input and the feedback (FB)
input. They generate correction information to control the
frequency of the Voltage controlled Oscillator (VCO). These
blocks, along with the VCO, form a Phase Locked Loop (PLL)
that tracks the incoming REF signal.
VCO and Time Unit Generator
The VCO accepts analog control inputs from the PLL filter block
and generates a frequency that is used by the time unit generator
to create discrete time units that are selected in the skew select
matrix. The operational range of the VCO is determined by the
FS control pin. The time unit (tU) is determined by the operating
frequency of the device and the level of the FS pin as shown in
Table 1.
Table 1. Frequency Range Select and tU Calculation[1]
FS[2,3]
fNOM (MHz)
Min Max
tU
=
-----------1------------
fNOM × N
where N =
Approximate
Frequency (MHz) At
Which tU = 1.0 ns
LOW 15 30
44
22.7
MID
25 50
26
38.5
HIGH 40 100
16
62.5
Skew Select Matrix
The skew select matrix contains four independent sections. Each
section has two low skew, high fanout drivers (xQ0, xQ1), and
two corresponding three level function select (xF0, xF1) inputs.
Table 2 shows the nine possible output functions for each section
as determined by the function select inputs. All times are
measured with respect to the REF input assuming that the output
connected to the FB input has 0tU selected.
Table 2. Programmable Skew Configurations[1]
Function Selects
Output Functions
1F1, 2F1, 1F0, 2F0, 1Q0, 1Q1,
3F1, 4F1 3F0, 4F0 2Q0, 2Q1
3Q0, 3Q1
4Q0, 4Q1
LOW
LOW
LOW
MID
MID
MID
HIGH
HIGH
HIGH
LOW
MID
HIGH
LOW
MID
HIGH
LOW
MID
HIGH
– 4tU
– 3tU
– 2tU
– 1tU
0tU
+1tU
+2tU
+3tU
+4tU
Divide by 2 Divide by 2
– 6tU
– 4tU
– 2tU
0tU
+2tU
+4tU
+6tU
Divide by 4
– 6tU
– 4tU
– 2tU
0tU
+2tU
+4tU
+6tU
Inverted
Notes
1. For all three state inputs, HIGH indicates a connection to VCC, LOW indicates a connection to GND, and MID indicates an open connection. Internal termination
circuitry holds an unconnected input to VCC/2.
2. The level to be set on FS is determined by the “normal” operating frequency (fNOM) of the VCO and Time Unit Generator (see Logic Block Diagram). Nominal
frequency (fNOM) always appears at 1Q0 and the other outputs when they are operated in their undivided modes (see Table 2). The frequency appearing at the REF
and FB inputs will be fNOM when the output connected to FB is undivided. The frequency of the REF and FB inputs will be fNOM/2 or fNOM/4 when the part is
configured for a frequency multiplication by using a divided output as the FB input.
3. When the FS pin is selected HIGH, the REF input must not transition upon power-up until VCC has reached 4.3V.
Document Number: 38-07209 Rev. *B
Page 3 of 13

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]