DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CDB43L43 Просмотр технического описания (PDF) - Cirrus Logic

Номер в каталоге
Компоненты Описание
производитель
CDB43L43 Datasheet PDF : 36 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CS43L43
3.2.1 Internal Serial Clock Mode
The device will enter the Internal Serial Clock Mode if no low to high transitions are detected on the
SCLK pin for 2 consecutive periods of LRCK. In this mode, the SCLK is internally derived and syn-
chronous with MCLK and LRCK. The SCLK/LRCK ratio is either 32, 48, or 64 depending upon the
MCLK/LRCK ratio and the Digital Interface Format selection (see Table 4).
The internal serial clock is utilized when de-emphasis control is required. Operation in the Internal
Serial Clock mode is identical to operation with an external SCLK synchronized with LRCK; how-
ever, External SCLK mode is the recommended system clocking application.
Input
MCLK/LRCK
Ratio
512, 256, 128
384, 192
512, 256, 128
I2S up to 24
Bits
X
X
Digital Interface Format Selection
I2S 16
Bits
Left Justified 24 Right Justified
Bits
24, 20, or 18 Bits
X
X
X
X
X
Right Justified
16 Bits
X
X
Internal
SCLK/LRCK
Ratio
32
48
64
Table 4. Internal SCLK/LRCK Ratio
3.2.2 External Serial Clock Mode
The device will enter the External Serial Clock Mode whenever 16 low to high transitions are detect-
ed on the SCLK pin during any phase of the LRCK period. The device will revert to Internal Serial
Clock Mode if no low to high transitions are detected on the SCLK pin for 2 consecutive periods of
LRCK.
3.3 Digital Interface Format
The device will accept audio samples in 1 of 4 digital interface formats in Stand-Alone mode, as illustrated
in Table 5, and 1 of 7 formats in Control Port mode, as illustrated in Table 14.
3.3.1 Stand-Alone Mode
The desired format is selected via the DIF0 and DIF1 pins. For an illustration of the required rela-
tionship between the LRCK, SCLK and SDATA, see Figures 2-4.
DIF1
0
0
1
1
DIF0
DESCRIPTION
0 I2S, up to 24-bit data
1 Left Justified, up to 24-bit data
0 Right Justified, 24-bit Data
1 Right Justified, 16-bit Data
FORMAT
0
1
2
3
FIGURE
2
3
4
4
Table 5. Digital Interface Format - Stand-Alone Mode
DS479PP3
7

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]