DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MAX121 Просмотр технического описания (PDF) - Maxim Integrated

Номер в каталоге
Компоненты Описание
производитель
MAX121 Datasheet PDF : 26 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MAX121
308ksps ADC with DSP Interface and 78dB SINAD
Timing Characteristics
(VDD = 5V, VSS = -12V or -15V, TA = TMIN to TMAX, unless otherwise noted.) (Note 5)
PARAMETER
CONVST Pulse
Width (Note 6)
Data-Access Time
Data-Hold Time
CLKIN to SCLK
SCLK to SDATA
Skew
SCLK to SFRM or
FSTRT Skew
Acquisition Time
(Note 6)
Aperture Delay
Aperture Jitter
Clock Setup/Hold
Time
SYMBOL CONDITIONS
TA = +25°C
MIN TYP MAX
tCW
tDA CL = 50pF
tDH
tCD CL = 50pF
tSC CL = 50pF
20
25 50
25 50
40 65
±65
MAX121C/E
MIN TYP MAX
30
65
65
85
±80
MAX121M
MIN TYP MAX
35
80
80
105
±100
UNITS
ns
ns
ns
ns
ns
tSC CL = 50pF
±25
±35
±40
ns
tAQ
400
400
400
ns
tAP
10
ns
30
ns
tCK
10
50 10
50 10
50
ns
Note 1: These tests are performed at VDD = +5V. VSS = -15V. Operation over supply is guaranteed by supply-rejection tests.
Note 2: Ideal full-scale transition is at +5V - 3/2 LSB = +4.9991V adjusted for offset error.
Note 3: Guaranteed, not tested.
Note 4: Temperature drift is defined as the change in output voltage from +25°C to TMIN or TMAX. It is calculated as
TC = (ΔVREF/VREF)/ΔT.
Note 5: Control inputs specified with tr = tf = 5ns (10% to 90% of +5V) and timed from a voltage level of 1.6V. Output delays are
measured to +0.8V if going low, or +2.4V if going high. For a data-hold time, a change of 0.5V is measured. See Figures 4
and 5 for load circuits.
Note 6: Guaranteed, not tested.
www.maximintegrated.com
Maxim Integrated 4

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]