VN16117L1 Просмотр технического описания (PDF) - Vaishali Semiconductor
Номер в каталоге
Компоненты Описание
производитель
VN16117L1 Datasheet PDF : 15 Pages
| |||
VN16117
Table1. (Continued)
Preliminary
Name
GND_RXT
VCC_RXT
RX<9>
RX<8>
RX<7>
RX<6>
RX<5>
RX<4>
RX<3>
RX<2>
RX<1>
RX<0>
COM_DET
VCC_RXF
GND_RXF
DIN-
DIN+
VCC_RXESD
GND_RXESD
VCC_RXA
GND_RXA
VCC_TX_ECL
DOUT-
DOUT+
VCC_TX_HS
GND_TX_HS
Pin#
33 46,
37, 42
34
35
36
38
39
40
41
43
44
45
47
Type
Power
TTL
Output
TTL
Output
50
51
52
54
53,55
56
57, 59
58
60
61
62
Power
Input
Power
Power
Power
Output
63
Power
64
Description
Power and ground pairs for ESD structure.
Received Parallel Data Output. RX<0> is the least significant bit
and is received first. When DIN± lose input data, all RX pins will
be held HIGH.
Comma detect. This pin is active HIGH. When asserted, it
indicates the detection of comma character (0011111XXX). It is
active only when EN_CEDT is enabled.
Power and ground pair for the front-end of the receiver section.
High-speed serial data input. Serial data input is received when
EWRAP is disabled.
Power and ground pair for ESD structure.
Power and ground pair for analog circuits of the receiver section.
Power supply to line driver circuits. Ground supply is from pin 64.
High-speed serial data output. These pins are active when
EWRAP is disabled and are held static at logic 1 when EWRAP is
enable.
Power and ground pair for high-speed transmit logic in the
parallel-to-serial section.
2001-08-09
Page 5
MDSN-0002-02
www.vaishali.com
Vaishali Semiconductor 747 Camden Avenue, Suite C Campbell CA 95008 Ph. 408.377.6060 Fax 408.377.6063
Share Link: 