AT89S852-12PC Просмотр технического описания (PDF) - Atmel Corporation

Номер в каталоге

Компоненты Описание

производитель

AT89S852-12PC

8 bit Microcontroller with 8K bytes Flash

Atmel Corporation 

AT89S8252

Programming the Flash and EEPROM

(Continued)

7. To verify the byte just programmed, bring pin P2.7 to

’L’ and read the programmed data at pins P0.0 to

P0.7.

8. Repeat steps 3 through 7 changing the address and

data for the entire 2K or 8K bytes array or until the

end of the object file is reached.

9. Power-off sequence:

Set XTAL1 to ’L’.

Set RST and EA pins to ’L’.

Float all other I/O pins.

Turn VCC power off.

In the parallel programming mode, there is no auto-erase

cycle and to reprogram any non-blank byte, the user

needs to use the Chip Erase operation first to erase both

arrays.

DATA Polling

The AT89S8252 features DATA Polling to indicate the end

of a write cycle. During a write cycle in the parallel or serial

programming mode, an attempted read of the last byte

written will result in the complement of the written datum

on P0.7. Once the write cycle has been completed, true

data are valid on all outputs, and the next cycle may begin.

DATA Polling may begin any time after a write cycle has

been initiated.

Ready/Busy

The progress of byte programming in the parallel program-

ming mode can also be monitored by the RDY/BSY output

signal. Pin P3.4 is pulled Low after ALE goes High during

programming to indicate BUSY. P3.4 is pulled High again

when programming is done to indicate READY.

Program Verify

If lock bits LB1 and LB2 have not been programmed, the

programmed Code or Data byte can be read back via the

address and data lines for verification. The state of the

lock bits can also be verified directly in the parallel pro-

gramming mode. In the serial programming mode, the

state of the lock bits can only be verified indirectly by ob-

serving that the lock bit features are enabled.

Chip Erase

Both PEROM and EEPROM arrays are erased electrically

at the same time. In the parallel programming mode, chip

erase is initiated by using the proper combination of con-

trol signals and by holding ALE/PROG low for 10 ms. The

Code and Data arrays are written with all "1"s in the Chip

Erase operation.

In the serial programming mode, the chip erase operation

is initiated by issuing the Chip Erase instruction. In this

mode, chip erase is self-timed and takes about 16 ms.

During chip erase, a serial read from any address location

will return 00H at the data outputs.

Serial Programming Fuse

A programmable fuse is available to disable Serial Por-

gramming if the user needs maximum system security.

The Serial Programming Fuse can only be programmed or

erased in the Parallel Programming Mode.

The AT89S8252 is shipped with the Serial Programming

Mode enabled.

Reading the Signature Bytes: The signature bytes are

read by the same procedure as a normal verification of

locations 030H, and 031H, except that P3.6 and P3.7

must be pulled to a logic low. The values returned are as

follows:

(030H) = 1EH indicates manufactured by Atmel

(031H) = 72H indicates 89S8252

Programming Interface

Every code byte in the Flash and EEPROM arrays can be

written, and the entire array can be erased, by using the

appropriate combination of control signals. The write op-

eration cycle is self-timed and once initiated, will automat-

ically time itself to completion.

All major programming vendors offer worldwide support

for the Atmel microcontroller series. Please contact your

local programming vendor for the appropriate software re-

vision.

Serial Downloading

Both the Code and Data memory arrays can be pro-

grammed using the serial SPI bus while RST is pulled to

VCC. The serial interface consists of pins SCK, MOSI (in-

put) and MISO (output). After RST is set high, the Pro-

gramming Enble instruction needs to be executed first be-

fore program/erase operations can be executed.

An auto-erase cycle is built into the self-timed program-

ming operation (in the serial mode ONLY) and there is no

need to first execute the Chip Erase instruction. The Chip

Erase operation turns the content of every memory loca-

tion in both the Code and Data arrays into FFH.

The Code and Data memory arrays have separate ad-

dress spaces:

0000H to 1FFFH for Code memory and 000H to 7FFH for

Data memory.

Either an external system clock is supplied at pin XTAL1

or a crystal needs to be connected across pins XTAL1 and

XTAL2. The maximum serial clock (SCK) frequency

should be less than 1/40 of the crystal frequency. With a

(continued)

19

Share Link: