AT89C5115 Просмотр технического описания (PDF) - Atmel Corporation

Номер в каталоге

Компоненты Описание

производитель

AT89C5115

Low Pin Count 8-bit Microcontroller with A/D Converter and 16 KBytes Flash Memory

Atmel Corporation 

I/O Configurations

Port Structure

AT89C5115

Each Port SFR operates via type-D latches, as illustrated in Figure 1 for Ports 3 and 4. A

CPU ’write to latch’ signal initiates transfer of internal bus data into the type-D latch. A

CPU ’read latch’ signal transfers the latched Q output onto the internal bus. Similarly, a

’read pin’ signal transfers the logical level of the Port pin. Some Port data instructions

activate the ’read latch’ signal while others activate the ’read pin’ signal. Latch instruc-

tions are referred to as Read-Modify-Write instructions. Each I/O line may be

independently programmed as input or output.

Figure 1 shows the structure of Ports, which have internal pull-ups. An external source

can pull the pin low. Each Port pin can be configured either for general-purpose I/O or

for its alternate input output function.

To use a pin for general-purpose output, set or clear the corresponding bit in the Px reg-

ister (x = 1 to 4). To use a pin for general-purpose input, set the bit in the Px register.

This turns off the output FET drive.

To configure a pin for its alternate function, set the bit in the Px register. When the latch

is set, the ’alternate output function’ signal controls the output level (See Figure 1). The

operation of Ports is discussed further in ’Quasi-Bi-directional Port Operation’

paragraph.

Figure 1. Ports Structure

READ

LATCH

INTERNAL

BUS

WRITE

TO

LATCH

D

Q

LATCH

CL

ALTERNATE

OUTPUT

FUNCTION

VCC

INTERNAL

PULL-UP (1)

(1)

P1.x

P2.x

P3.x

P4.x

READ

PIN

ALTERNATE

INPUT

FUNCTION

Note: 1. The internal pull-up can be disabled on P1 when analog function is selected.

7

4128G–8051–02/08

Share Link: