AT52BC1661A-70CI Просмотр технического описания (PDF) - Atmel Corporation
Номер в каталоге
Компоненты Описание
производитель
AT52BC1661A-70CI Datasheet PDF : 34 Pages
| |||
Figure 1. Data Polling Algorithm
(Configuration Register = 00)
START
Figure 2. Data Polling Algorithm
(Configuration Register = 01)
START
Read I/O7 - I/O0
Addr = VA
Read I/O7 - I/O0
Read I/O7 - I/O0
YES
I/O7 = Data?
NO
NO
I/O3, I/O5 = 1?
YES
Read I/O7 - I/O0
Addr = VA
Toggle Bit =
NO
Toggle?
YES
NO I/O3, I/O5 = 1?
YES
Read I/O7 - I/O0
Twice
I/O7 = Data?
YES
NO
Program/Erase
Operation Not
Successful, Write
Product ID
Exit Command
Program/Erase
Operation
Successful,
Device in
Read Mode
Notes:
1. VA = Valid address for programming. During a sec-
tor erase operation, a valid address is any sector
address within the sector being erased. During
chip erase, a valid address is any non-protected
sector address.
2. I/O7 should be rechecked even if I/O5 = “1”
because I/O7 may change simultaneously with
I/O5.
Toggle Bit =
NO
Toggle?
YES
Program/Erase
Operation Not
Successful, Write
Product ID
Exit Command
Program/Erase
Operation
Successful,
Write Product
ID Exit Command
Note:
1. VA = Valid address for programming. During a sec-
tor erase operation, a valid address is any sector
address within the sector being erased. During
chip erase, a valid address is any non-protected
sector address.
10 AT52BC1661A(T) [Preliminary]
3455A–STKD–11/04
Share Link: 