DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ADUM5404(Rev0) Просмотр технического описания (PDF) - Analog Devices

Номер в каталоге
Компоненты Описание
производитель
ADUM5404 Datasheet PDF : 24 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADuM5401/ADuM5402/ADuM5403/ADuM5404
SPECIFICATIONS
ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/5 V SECONDARY ISOLATED SUPPLY
4.5 V ≤ VDD1 ≤ 5.5 V, VSEL = VISO; all voltages are relative to their respective ground. All minimum/maximum specifications apply over the
entire recommended operating range, unless otherwise noted. All typical specifications are at TA = 25°C, VDD1 = 5.0 V, VSEL = VISO = 5.0 V.
Table 1.
Parameter
DC-TO-DC CONVERTER POWER SUPPLY
Setpoint
Line Regulation
Load Regulation
Output Ripple
Output Noise
Switching Frequency
Pulse-Width Modulation Frequency
iCoupler DATA CHANNELS
DC to 2 Mbps Data Rate1
Maximum Output Supply Current2
Efficiency at Maximum Output Supply
Current3
IDD1 Supply Current, No VISO Load
25 Mbps Data Rate (CRWZ Grade Only)
IDD1 Supply Current, No VISO Load
ADuM5401
ADuM5402
ADuM5403
ADuM5404
Available VISO Supply Current4
ADuM5401
ADuM5402
ADuM5403
ADuM5404
IDD1 Supply Current, Full VISO Load
I/O Input Currents
Logic High Input Threshold
Logic Low Input Threshold
Logic High Output Voltages
Logic Low Output Voltages
AC SPECIFICATIONS
ADuM5401ARWZ/ADuM5402ARWZ/
ADuM5403ARWZ/ADuM5404ARWZ
Minimum Pulse Width
Maximum Data Rate
Propagation Delay
Pulse Width Distortion, |tPLH − tPHL|
Propagation Delay Skew
Channel-to-Channel Matching
Symbol
VISO
VISO(LINE)
VISO(LOAD)
VISO(RIP)
VISO(N)
fOSC
fPWM
Min
4.7
Typ Max
5.0 5.4
1
1
5
75
200
180
625
Unit Test Conditions/Comments
V
mV/V
%
mV p-p
mV p-p
MHz
kHz
IISO = 0 mA
IISO = 50 mA, VDD1 = 4.5 V to 5.5 V
IISO = 10 mA to 90 mA
20 MHz bandwidth, CBO = 0.1 μF10 μF,
IISO = 90 mA
20 MHz bandwidth, CBO = 0.1 μF10 μF,
IISO = 90 mA
IISO(MAX)
100
mA
34
%
IDD1(Q)
19 30
mA
IDD1(D)
IISO(LOAD)
IDD1(MAX)
IIA, IIB, IIC, IID
VIH
VIL
VOAH, VOBH,
VOCH, VODH
VOAL, VOBL,
VOCL, VODL
68
mA
71
mA
75
mA
78
mA
87
mA
85
mA
83
mA
81
mA
290
mA
−20
+0.01 +20
μA
0.7 × VISO,
V
0.7 × VIDD1
0.3 × VISO, V
0.3 ×
VIDD1
VDD1 − 0.3, 5.0
V
VISO − 0.3
VDD1 − 0.5, 4.8
V
VISO − 0.3
0.0 0.1
V
0.0 0.4
V
f ≤ 1 MHz, VISO > 4.5 V
IISO = I , ISO(2,MAX) f ≤ 1 MHz
IISO = 0 mA, f ≤ 1 MHz
IISO = 0 mA, CL = 15 pF, f = 12.5 MHz
IISO = 0 mA, CL = 15 pF, f = 12.5 MHz
IISO = 0 mA, CL = 15 pF, f = 12.5 MHz
IISO = 0 mA, CL = 15 pF, f = 12.5 MHz
CL = 15 pF, f = 12.5 MHz
CL = 15 pF, f = 12.5 MHz
CL = 15 pF, f = 12.5 MHz
CL = 15 pF, f = 12.5 MHz
CL = 0 pF, f = 0 MHz, VDD = 5 V, IISO = 100 mA
IOx = −20 μA, VIx = VIxH
IOx = −4 mA, VIx = VIxH
IOx = 20 μA, VIx = VIxL
IOx = 4 mA, VIx = VIxL
PW
1
tPHL, tPLH
PWD
tPSK
tPSKCD/tPSKOD
1000
55 100
40
50
50
ns
Mbps
ns
ns
ns
ns
CL = 15 pF, CMOS signal levels
CL = 15 pF, CMOS signal levels
CL = 15 pF, CMOS signal levels
CL = 15 pF, CMOS signal levels
CL = 15 pF, CMOS signal levels
CL = 15 pF, CMOS signal levels
Rev. 0 | Page 3 of 24

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]