ADSP-2184L(Rev0) Просмотр технического описания (PDF) - Analog Devices
Номер в каталоге
Компоненты Описание
производитель
ADSP-2184L Datasheet PDF : 31 Pages
| |||
ADSP-2184L
Idle
When the ADSP-2184L is in the Idle Mode, the processor waits
indefinitely in a low power state until an interrupt occurs. When
an unmasked interrupt occurs, it is serviced; execution then
continues with the instruction following the IDLE instruction.
In Idle mode IDMA, BDMA and autobuffer cycle steals still
occur.
Slow Idle
The IDLE instruction is enhanced on the ADSP-2184L to let
the processor’s internal clock signal be slowed, further reducing
power consumption. The reduced clock frequency, a program-
mable fraction of the normal clock rate, is specified by a select-
able divisor given in the IDLE instruction. The format of the
instruction is:
IDLE (n)
where n = 16, 32, 64 or 128. This instruction keeps the proces-
sor fully functional, but operating at the slower clock rate. While
it is in this state, the processor’s other internal clock signals such
as SCLK, CLKOUT and timer clock, are reduced by the same
ratio. The default form of the instruction, when no clock divisor
is given, is the standard IDLE instruction.
When the IDLE (n) instruction is used, it effectively slows down
the processor’s internal clock and thus its response time to in-
coming interrupts. The one-cycle response time of the standard
idle state is increased by n, the clock divisor. When an enabled
interrupt is received, the ADSP-2184L will remain in the idle
state for up to a maximum of n processor cycles (n = 16, 32, 64
or 128) before resuming normal operation.
When the IDLE (n) instruction is used in systems that have an
externally generated serial clock (SCLK), the serial clock rate
may be faster than the processor’s reduced internal clock rate.
Under these conditions, interrupts must not be generated at a
faster rate than can be serviced due to the additional time the
processor takes to come out of the idle state (a maximum of n
processor cycles).
SYSTEM INTERFACE
Figure 2 shows typical basic system configurations with the
ADSP-2184L, two serial devices, a byte-wide EPROM and op-
tional external program and data overlay memories (mode select-
able). Programmable wait state generation allows the processor
to connect easily to slow peripheral devices. The ADSP-2184L
also provides four external interrupts and two serial ports or six
external interrupts and one serial port. Host Memory Mode
allows access to the full external data bus, but limits addressing
to a single address bit (A0). Additional system peripherals can
be added in this mode through the use of external hardware to
generate and latch address signals.
1/2x CLOCK
OR
CRYSTAL
SERIAL
DEVICE
SERIAL
DEVICE
FULL MEMORY MODE
ADSP-2184L
CLKIN
XTAL
14
ADDR13-0
FL0-2
PF3
24
DATA23-0
IRQ2/PF7
IRQE/PF4
IRQL0/PF5
IRQL1/PF6
BMS
WR
MODE C/PF2
RD
MODE B/PF1
MODE A/PF0
IOMS
SPORT1
SCLK1
RFS1 OR IRQ0
TFS1 OR IRQ1
DT1 OR FO
DR1 OR FI
SPORT0
SCLK0
RFS0
TFS0
DT0
DR0
PMS
DMS
CMS
BR
BG
BGH
PWD
PWDACK
1/2x CLOCK
OR
CRYSTAL
SERIAL
DEVICE
SERIAL
DEVICE
SYSTEM
INTERFACE
OR
CONTROLLER 16
HOST MEMORY MODE
ADSP-2184L
CLKIN
XTAL
1
A0
FL0-2
PF3
16
IRQ2/PF7
IRQE/PF4
IRQL0/PF5
IRQL1/PF6
DATA23-8
BMS
WR
MODE C/PF2
MODE B/PF1
RD
MODE A/PF0
SPORT1
SCLK1
RFS1 OR IRQ0
TFS1 OR IRQ1
DT1 OR FO
DR1 OR FI
IOMS
SPORT0
SCLK0
RFS0
TFS0
DT0
DR0
IDMA PORT
IRD/D6
IWR/D7
IS/D4
IAL/D5
IACK/D3
IAD15-0
PMS
DMS
CMS
BR
BG
BGH
PWD
PWDACK
A13-0
D23-16
D15-8
A0-A21
DATA
BYTE
MEMORY
A10-0
D23-8
A13-0
D23-0
CS
ADDR
I/O SPACE
DATA (PERIPHERALS)
CS 2048 LOCATIONS
ADDR OVERLAY
DATA MEMORY
TWO 8K
PM SEGMENTS
TWO 8K
DM SEGMENTS
Figure 2. Basic System Configuration
–6–
REV. 0
Share Link: 