DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ADN2892 Просмотр технического описания (PDF) - Analog Devices

Номер в каталоге
Компоненты Описание
производитель
ADN2892 Datasheet PDF : 16 Pages
First Prev 11 12 13 14 15 16
Data Sheet
APPLICATIONS INFORMATION
PCB DESIGN GUIDELINES
Proper RF PCB design techniques must be used to ensure
optimal performance.
Output Buffer Power Supply and Ground Planes
Pin 9 (DRVEE) and Pin 12 (DRVCC) are the power supply and
ground pins that provide current to the differential output buffer.
To reduce possible series inductance, Pin 9, which is the ground
return of the output buffer, should connect to ground directly. If the
ground plane is an internal plane and connections to the ground
plane are vias, multiple vias in parallel to ground can reduce series
inductance.
Similarly, to reduce the possible series inductance, Pin 12, which
supplies power to the high speed differential OUTP/OUTN output
buffer, should connect to the power plane directly. If the power
plane is an internal plane and connections to the power plane are
vias, multiple vias in parallel can reduce the series inductance,
especially on Pin 12. See Figure 18 for the recommended
connections.
ADN2892
The exposed pad should connect to the GND plane using filled
vias so that solder does not leak through the vias during reflow.
Using filled vias in parallel under the package greatly reduces
the thermal resistance and enhances the reliability of the
connectivity of the exposed pad to the GND plane during
reflow.
To reduce power supply noise, a 10 μF electrolytic decoupling
capacitor between power and ground should be close to where the
3.3 V supply enters the PCB. The other 0.1 μF and 1 nF ceramic
chip decoupling capacitors should be close to the VCC and VEE
pins to provide optimal supply decoupling and a shorter current
return loop.
VCC
VCC
0.1µF
C9
RSSI MEASUREMENT
R1
C10 TO ADC
ADN2882
VCC
C5 C6
16 15 14 13
AVCC 1
ADN2892 12 DRVCC
C1
PIN 2
C2
NIN 3
AVEE 4
CONNECT
EXPOSED
PAD TO
GND
11 OUTP C3
10 OUTN C4
9 DRVEE
5
6
7
8
VCC
C7 C8
TO HOST
BOARD
C12
R2
C1 TO C4, C11: 0.01µF, X5R/X7R DIELECTRIC, 0201 CASE
C5, C7, C9, C10, C12: 0.1µF, X5R/X7R DIELECTRIC, 0402 CASE
C6, C8: 1nF, X5R/X7R DIELECTRIC, 0201 CASE
R3
4.7kTO 10k
ON HOST BOARD
VCC
TO ADuC7020
Figure 18. Typical ADN2892 Applications Circuit
Rev. C | Page 11 of 16

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]