DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ADN2873(RevB) Просмотр технического описания (PDF) - Analog Devices

Номер в каталоге
Компоненты Описание
производитель
ADN2873 Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Data Sheet
ADN2873
SFP TIMING SPECIFICATIONS
Table 2.
Parameter
Symbol Min Typ Max Unit Test Conditions/Comments
ALS Assert Time
t_off
1
5
µs Time for the rising edge of ALS (Tx_DISABLE) to when
the bias current falls below 10% of nominal
ALS Negate Time1
t_on
0.15 0.4 ms Time for the falling edge of ALS to when the modulation
current rises above 90% of nominal
Time to Initialize, Including Reset of FAIL1 t_init
25 275 ms From power-on or negation of FAIL using ALS
FAIL Assert Time
t_fault
100 µs Time to fault to FAIL on
ALS to Reset Time
t_reset
5
µs Time Tx_DISABLE must be held high to reset Tx_FAULT
1 Guaranteed by design and characterization. Not production tested.
VSE
DATAP
DATAN
DATAP – DATAN
0V
V p-p DIFF = 2 × VSE
Figure 4. Signal Level Definition
SFP MODULE
VCC_Tx
1µH
0.1µF
0.1µF
3.3V
10µF
SFP HOST BOARD
Figure 5. Recommended SFP Supply
Rev. B | Page 5 of 20

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]