ADN2873(RevB) Просмотр технического описания (PDF) - Analog Devices
Номер в каталоге
Компоненты Описание
производитель
ADN2873 Datasheet PDF : 20 Pages
| |||
ADN2873
Data Sheet
Parameter
IBMON, IMMON DIVISION RATIO
IBIAS/IBMON3
IBIAS/IBMON3
IBIAS/IBMON3
IBIAS/IBMON STABILITY3, 10
IMOD/IMMON
IBMON Compliance Voltage
SUPPLY
ICC11
VCC (with Respect to GND)12
Min Typ
76 98
85 98
92 100
42
0
31
3.0 3.3
Max Unit
112 A/A
115 A/A
108 A/A
±5 %
A/A
1.3 V
mA
3.6 V
Test Conditions/Comments
2 mA < IBIAS < 11 mA
11 mA < IBIAS < 50 mA
50 mA < IBIAS < 100 mA
10 mA < IBIAS < 100 mA
When IBIAS = IMOD = 0 mA
1 Temperature range is from −40°C to +85°C.
2 Measured into a single-ended 15 Ω load (22 Ω resistor in parallel with digital scope 50 Ω input) using a 1111111100000000 pattern at 2.5 Gbps, shown in Figure 2.
3 Guaranteed by design and characterization. Not production tested.
4 Measured into a single-ended 15 Ω load using a K28.5 pattern at 2.5 Gbps, shown in Figure 2.
5 Measured into a differential 30 Ω (43 Ω differential resistor in parallel with a digital scope of 50 Ω input) load using a 1111111100000000 pattern at 4.25 Gbps, as
shown in Figure 3.
6 Measured into a differential 30 Ω load using a K28.5 pattern at 4.25 Gbps, as shown in Figure 3.
7 Measured into a differential 30 Ω load using a K28.5 pattern at 2.7 Gbps, as shown in Figure 3.
8 When the voltage on DATAP is greater than the voltage on DATAN, the modulation current flows into the IMODP pin.
9 Guaranteed by design. Not production tested.
10 IBIAS/IBMON ratio stability is defined in SFF-8472 Revision 9 over temperature and supply variation.
11 See the ICC minimum for power calculation in the Power Consumption section.
12 All VCC pins must be shorted together.
VCC
VCC
ADN2873 R
22Ω
IMODP
L
C
BIAS TEE
80kHz → 27GHz
TO HIGH SPEED
DIGITAL
OSCILLOSCOPE
50Ω INPUT
Figure 2. High Speed Electrical Test Single-Ended Output Circuit
BIAS TEE
80kHz → 27GHz
VCC
IMODN
ADN2873
R
43Ω
IMODP
L
C
L
C
TO HIGH SPEED
DIGITAL
OSCILLOSCOPE
50Ω DIFFERENTIAL INPUT
VCC
BIAS TEE
80kHz → 27GHz
Figure 3. High Speed Electrical Test Differential Output Circuit
Rev. B | Page 4 of 20
Share Link: 