DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ADJD-S313-QR999 Просмотр технического описания (PDF) - Avago Technologies

Номер в каталоге
Компоненты Описание
производитель
ADJD-S313-QR999
AVAGO
Avago Technologies AVAGO
ADJD-S313-QR999 Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Notes:
1. The “Absolute Maximum Ratings” are those values beyond which
damage to the device may occur. The device should not be
operated at these limits. The parametric values defined in the
“Electrical Specifications” table are not guaranteed at the absolute
maximum ratings. The “Recommended Operating Conditions”
table will define the conditions for actual device operation.
2. Unless otherwise specified, all voltages are referenced to ground.
3. Specified at room temperature (25°C) and VDDD = VDDA = 2.6V.
4. Applies to all DI pins.
5. Applies to all DO pins. SDASLV go tri-state when output logic
high. Minimum VOH depends on the pull-up resistor value.
6. Applies to all DO and DIO pins.
7. Dynamic testing is performed with the IC operating in a mode
representative of typical operation.
8. Refers to total device current consumption.
9. Output and bidirectional pins are not loaded.
10. Test condition is blue light of peak wavelength (λP) 460 nm and
spectral half width (∆λ½) 25 nm.
11. Test condition is green light of peak wavelength (λP) 542 nm and
spectral half width (∆λ½) 35 nm
12. Test condition is red light of peak wavelength (λP) 645 nm and
spectral half width (∆λ½) 20 nm
13. Saturation irradiance = (MSB)/(Irradiance responsivity)
Spectral response
1
0.8
0.6
0.4
0.2
0
400
500
600
700
Wavelength (nm)
Typical spectral response when the gains for all the
color channels are set at equal.
Serial Interface Timing Information
Parameter
SCL clock frequency
(Repeated) START condition hold time
Data hold time
SCL clock low period
SCL clock high period
Repeated START condition setup time
Data setup time
STOP condition setup time
Bus free time between START and STOP conditions
tHD:STA
SDA
tHIGH
tSU:DAT
SCL
S
tLOW
tHD:DAT
Figure 1. Serial Interface Bus Timing Waveforms
5
Symbol
fscl
tHD:STA
tHD:DAT
tLOW
tHIGH
tSU:STA
tSU:DAT
tSU:STO
tBUF
Minimum
0
4
0
4.7
4.0
4.7
250
4.0
4.7
Maximum
100
-
3.45
-
-
-
-
-
-
Units
kHz
µs
µs
µs
µs
µs
ns
µs
µs
tSU:STA
tBUF
Sr
tHD:STA
P
S
tSU:STO

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]