RTL8139C Просмотр технического описания (PDF) - Realtek Semiconductor

Номер в каталоге

Компоненты Описание

производитель

RTL8139C

REALTEK 3.3V SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT

Realtek Semiconductor 

RTL8139C(L)

2

R/W

AM

Accept Multicast Packets: This bit allows the receiver to accept or

reject multicast packets.

0: Reject multicast packets

1: Accept multicast packets

1

R/W

APM

Accept Physical Match Packets: This bit allows the receiver to accept

or reject physical match packets.

0: Reject physical match packets

1: Accept physical match packets

0

R/W

AAP

Accept Physical Address Packets: This bit allows the receiver to

accept or reject packets with a physical destination address.

0: Reject packets with a physical destination address

1: Accept packets with a physical destination address

6.9 9346CR: 93C46 (93C56) Command Register

(Offset 0050h, R/W)

Bit

R/W

Symbol

Description

7-6

R/W

EEM1-0

Operating Mode: These 2 bits select the RTL8139C(L) operating mode.

EEM1

0

0

1

1

EEM0

0

1

0

1

Operating Mode

Normal (RTL8139C(L) network/host communication

mode)

Auto-load: Entering this mode will make the

RTL8139C(L) load the contents of 93C46 (93C56) as

when the RSTB signal is asserted. This auto-load

operation will take about 2 ms. After it is completed, the

RTL8139C(L) goes back to the normal mode

automatically (EEM1 = EEM0 = 0) and all the other

registers are reset to default values.

93C46 (93C56) programming: In this mode, both network

and host bus master operations are disabled. The 93C46

(93C56) can be directly accessed via bit3-0 which now

reflect the states of EECS, EESK, EEDI, & EEDO pins

respectively.

Config register write enable: Before writing to CONFIG0,

1, 3, 4 registers, and bit13, 12, 8 of BMCR(offset

62h-63h), the RTL8139C(L) must be placed in this mode.

This will prevent RTL8139C(L)'s configurations from

accidental change.

4-5

-

3

R/W

2

R/W

1

R/W

0

R

-

EECS

EESK

EEDI

EEDO

Reserved

These bits reflect the state of EECS, EESK, EEDI & EEDO pins in

auto-load or 93C46 (93C56) programming mode and are valid only

when Flash bit is cleared.

Note: EESK, EEDI and EEDO is valid after boot ROM complete.

2002/01/10

19

Rev.1.4

Share Link: