DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AD9388ABSTZ-170 Просмотр технического описания (PDF) - Analog Devices

Номер в каталоге
Компоненты Описание
производитель
AD9388ABSTZ-170 Datasheet PDF : 28 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD9388A
DATA AND I2C TIMING CHARACTERISTICS
AVDD = 1.71 V to 1.89 V, DVDD = 1.62 V to 1.98 V, DVDDIO = 2.97 V to 3.63 V, PVDD = 1.71 V to 1.89 V, TVDD = 3.135 V to
3.465 V, CVDD = 1.71 V to 1.89 V; operating temperature range is −40°C to +85°C, unless otherwise noted.
Table 3.
Parameter1, 2
SYSTEM CLOCK AND CRYSTAL
Crystal Nominal Frequency
Crystal Frequency Stability
Horizontal Sync Input Frequency
LLC Frequency Range
I2C PORTS (FAST MODE)3
xCL Frequency4
xCL Minimum Pulse Width High4
xCL Minimum Pulse Width Low4
Hold Time (Start Condition)
Setup Time (Start Condition)
xDA Setup Time4
xCL and xDA Rise Times4
xCL and xDA Fall Times4
Setup Time (Stop Condition)
I2C PORTS (NORMAL MODE)
xCL Frequency
xCL Minimum Pulse Width High
xCL Minimum Pulse Width Low
Hold Time (Start Condition)
Setup Time (Start Condition)
xDA Setup Time
xCL and xDA Rise Times
xCL and xDA Fall Times
Setup Time (Stop Condition)
RESET FEATURE
Reset Pulse Width
CLOCK OUTPUTS
LLC Mark Space Ratio
DATA AND CONTROL OUTPUTS
Data Output Transition Time SDR (CP)5
I2S PORT (MASTER MODE)
SCLK Mark Space Ratio
LRCLK Data Transition Time
LRCLK Data Transition Time
I2Sx Data Transition Time6
I2Sx Data Transition Time6
MCLKOUT Frequency
Symbol Test Conditions
Min Typ
Max Unit
28.6363
MHz
±50 ppm
14.8
110 kHz
12.825
170 MHz
400 kHz
t1
0.6
μs
t2
1.3
μs
t3
0.6
μs
t4
0.6
μs
t5
100
ns
t6
300 ns
t7
300 ns
t8
0.6
μs
100 kHz
t1
4
μs
t2
4.7
μs
t3
4
μs
t4
4.7
μs
t5
250
ns
t6
1000 ns
t7
300 ns
t8
4
μs
5
ms
t9:t10
45:55
55:45 % duty
cycle
t11
End of valid data to negative clock edge
t12
Negative clock edge to start of valid data
2
ns
0.5
ns
t13:t14
t15
t16
t17
t18
45:55
End of valid data to negative SCLK edge
Negative SCLK edge to start of valid data
End of valid data to negative SCLK edge
Negative SCLK edge to start of valid data
4.096
55:45
10
10
5
5
24.576
% duty
cycle
ns
ns
ns
ns
MHz
1 The minimum/maximum specifications are guaranteed over the −40°C to +85°C temperature range (TMIN to TMAX).
2 Guaranteed by characterization.
3 Refers to all I2C pins (DDC and control port).
4 The prefix x refers to pin names beginning with S, DDCA_S, and DDCB_S.
5 CP timing figures were obtained using the maximum drive strength value (0x3F) in User Map Register 0xF4.
6 The suffix x refers to pin names ending with 0, 1, 2, and 3.
Rev. B | Page 7 of 28

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]