Pin No.
16
15
14
13
12
11
10
9
18
17
SPI Control Pins
30
31
32
Do Not Connect
3, 4, 6
Mnemonic
D3+
D3−
D2+
D2−
D1+
D1−
D0+ (LSB)
D0− (LSB)
DCO+
DCO−
SCLK
SDIO/PWDN
CSB
DNC
AD9284
Type
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Description
Channel A/Channel B LVDS Output Data 3—True.
Channel A/Channel B LVDS Output Data 3—Complement.
Channel A/Channel B LVDS Output Data 2—True.
Channel A/Channel B LVDS Output Data 2—Complement.
Channel A/Channel B LVDS Output Data 1—True.
Channel A/Channel B LVDS Output Data 1—Complement.
Channel A/Channel B LVDS Output Data 0—True.
Channel A/Channel B LVDS Output Data 0—Complement.
Channel A/Channel B LVDS Data Clock Output—True.
Channel A/Channel B LVDS Data Clock Output—Complement.
Input
Input/output
Input
SPI Serial Clock.
SPI Serial Data I/O (SDIO)/Power-Down Input in External Mode (PWDN).
SPI Chip Select (Active Low).
N/A
Do Not Connect. Do not connect to this pin.
Rev. 0 | Page 9 of 24