AD9246BCPZRL7-125 Просмотр технического описания (PDF) - Analog Devices

Номер в каталоге

Компоненты Описание

производитель

AD9246BCPZRL7-125

14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Analog-to-Digital Converter

Analog Devices 

AD9246

SPECIFICATIONS

DC SPECIFICATIONS

AVDD = 1.8 V; DRVDD = 2.5 V, maximum sample rate, 2 V p-p differential input, 1.0 V internal reference; AIN = −1.0 dBFS, DCS

enabled, unless otherwise noted.

Table 1.

Parameter

RESOLUTION

ACCURACY

No Missing Codes

Offset Error

Gain Error

Differential Nonlinearity (DNL)1

Integral Nonlinearity (INL)1

TEMPERATURE DRIFT

Offset Error

Gain Error

INTERNAL VOLTAGE REFERENCE

Output Voltage Error (1 V Mode)

Load Regulation @ 1.0 mA

INPUT REFERRED NOISE

VREF = 1.0 V

ANALOG INPUT

Input Span, VREF = 1.0 V

Input Capacitance2

REFERENCE INPUT RESISTANCE

POWER SUPPLIES

Supply Voltage

AVDD

DRVDD

Supply Current

IAVDD1

IDRVDD1 (DRVDD = 1.8 V)

IDRVDD1 (DRVDD = 3.3 V)

POWER CONSUMPTION

DC Input

Sine Wave Input1 (DRVDD = 1.8 V)

Sine Wave Input1 (DRVDD = 3.3 V)

Standby Power3

Power-Down Power

Temp

Full

Full

Full

Full

Full

25°C

Full

25°C

Full

Full

Full

Full

25°C

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

Full

AD9246BCPZ-80

Min Typ Max

14

AD9246BCPZ-105

Min Typ Max

14

Guaranteed

±0.3 ±0.5

±0.6 ±4.7

±1.0

±0.4

±5.0

±1.5

Guaranteed

±0.3 ±0.8

±0.6 ±5.0

±1.0

±0.4

±5.0

±1.3

±15

±15

±95

±95

±5

±20

7

±5

±35

7

1.3

1.3

2

2

8

8

6

6

1.7 1.8

1.9 1.7 1.8

1.9

1.7 2.5

3.6 1.7 2.5

3.6

138 155

7

12

178 194

9

16

248 279

261

288

40

1.8

320 350

337

373

40

1.8

AD9246BCPZ-125

Min Typ Max Unit

14

Bits

Guaranteed

±0.3 ±0.8

±0.6 ±4.2

±1.0

±0.4

±5.0

±1.5

% FSR

% FSR

LSB

LSB

LSB

LSB

±15

ppm/°C

±95

ppm/°C

±5

±35 mV

7

mV

1.3

LSB rms

2

V p-p

8

pF

6

kΩ

1.7

1.8

1.9

V

1.7

2.5

3.6

V

220 236 mA

11

mA

19

mA

395 425 mW

415

mW

458

mW

40

mW

1.8

mW

1 Measured with a low input frequency, full-scale sine wave, with approximately 5 pF loading on each output bit.

2 Input capacitance refers to the effective capacitance between one differential input pin and AGND. Refer to Figure 4 for the equivalent analog input structure.

3 Standby power is measured with a dc input, the CLK pin inactive (set to AVDD or AGND).

Rev. A | Page 4 of 44

Share Link: