AD6654 Просмотр технического описания (PDF) - Analog Devices

Номер в каталоге

Компоненты Описание

производитель

AD6654

14-Bit, 92.16 MSPS, 4-/6-Channel Wideband IF to Baseband Receiver

Analog Devices 

AD6654

TABLE OF CONTENTS

General Description ......................................................................... 4

Product Highlights ....................................................................... 5

Specifications..................................................................................... 6

Recommended Operating Conditions ...................................... 6

ADC DC Specifications ............................................................... 6

ADC Digital Specifications ......................................................... 6

ADC Switching Specifications.................................................... 7

ADC AC Specifications ............................................................... 7

Electrical Characteristics............................................................. 8

Timing Characteristics ................................................................ 9

Microport Timing Characteristics ........................................... 10

Serial Port Timing Characteristics ........................................... 11

Timing Diagrams............................................................................ 12

Absolute Maximum Ratings.......................................................... 18

Thermal Characteristics ............................................................ 18

Explanation of Test Levels ......................................................... 18

ESD Caution................................................................................ 18

Pin Configuration and Function Descriptions........................... 19

Typical Performance Characteristics ........................................... 22

ADC Equivalent Circuits............................................................... 25

Terminology .................................................................................... 26

Theory of Operation ...................................................................... 27

ADC Architecture ...................................................................... 27

Application information ................................................................ 28

ADC Configuration Notes ........................................................ 28

DDC Configuration Notes ........................................................ 29

ADC Input Port Monitor Function.............................................. 31

Peak Detector Mode................................................................... 31

Mean Power Mode ..................................................................... 31

Threshold Crossing Mode......................................................... 32

Additional Control Bits ............................................................. 32

Input Crossbar Matrix ............................................................... 33

Numerically Controlled Oscillator (NCO) ................................. 34

NCO Frequency.......................................................................... 34

Mixer............................................................................................ 35

Bypass .......................................................................................... 35

Clear Phase Accumulator on Hop ........................................... 35

Phase Dither................................................................................ 35

Amplitude Dither ....................................................................... 35

NCO Frequency Hold-Off Register......................................... 35

Phase Offset................................................................................. 35

HOP Sync .................................................................................... 35

Fifth-Order CIC Filter ................................................................... 36

Bypass .......................................................................................... 36

CIC Rejection.............................................................................. 36

Example Calculations ................................................................ 37

FIR Half-Band Block...................................................................... 38

3-Tap Fixed coefficient Filter (FIR1) ....................................... 38

Decimate-by-2 Half-Band Filter (HB1) .................................. 38

6-Tap Fixed Coefficient Filter (FIR2) ...................................... 39

Decimate-by-2 Half-Band Filter (HB2) .................................. 39

Intermediate Data Router.............................................................. 41

Mono-Rate RAM Coefficient Filter (MRCF) ............................. 42

Symmetry .................................................................................... 42

Clock Rate ................................................................................... 42

Bypass .......................................................................................... 42

Scaling.......................................................................................... 42

Decimating RAM Coefficient Filter (DRCF) ............................. 43

Bypass .......................................................................................... 43

Scaling.......................................................................................... 43

Symmetry .................................................................................... 43

Coefficient Offset ....................................................................... 43

Rev. 0 | Page 2 of 88

Share Link: