AD6636(Rev0) Просмотр технического описания (PDF) - Analog Devices
Номер в каталоге
Компоненты Описание
производитель
AD6636 Datasheet PDF : 72 Pages
| |||
AD6636
SERIAL PORT TIMING CHARACTERISTICS
Table 5. Serial Port Timing Characteristics1, 2
Parameter
SERIAL PORT CLOCK TIMING REQUIREMENTS
tSCLK
tSCLKL
tSCLKH
SCLK Period
SCLK Low Time
SCLK High Time
SPI PORT CONTROL TIMING REQUIREMENTS (MODE = 0)
tSSI
SDI to ↓SCLK Setup Time
tHSI
SDI to ↓SCLK Hold Time
tSSCS
SCS to ↑SCLK Setup Time
tHSCS
SCS to ↑SCLK Hold Time
tDSDO
↑SCLK to SDO Delay Time
SPORT MODE CONTROL TIMING REQUIREMENTS (MODE = 1)
tSSI
SDI to ↓SCLK Setup Time
tHSI
SDI to ↓SCLK Hold Time
tSSRFS
SRFS to ↓SCLK Setup Time
tHSRFS
SRFS to ↓SCLK Hold Time
tSSTFS
STFS to ↑SCLK Setup Time
tHSTFS
STFS to ↑SCLK Hold Time
tSSCS
SCS to ↑SCLK Setup Time
tHSCS
SCS to ↑SCLK Hold Time
tDSDO
↑SCLK to SDO Delay Time
Temp
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Test Level
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
Min
10.0
1.60
1.60
1.30
0.40
4.12
−2.78
4.28
0.80
0.40
1.60
−0.13
1.60
−0.30
4.12
−2.76
4.29
Typ
0.5 × tSCLK
0.5 × tSCLK
Max Unit
ns
ns
ns
ns
ns
ns
ns
7.96
ns
ns
ns
ns
ns
ns
ns
ns
ns
7.95
ns
1 All timing specifications are valid over the VDDCORE range of 1.7 V to 1.9 V and the VDDIO range of 3.0 V to 3.6 V.
2 CLOAD = 40 pF on all outputs, unless otherwise noted.
EXPLANATION OF TEST LEVELS FOR SPECIFICATIONS
I 100% production tested.
II 100% production tested at 25°C, and sample tested at specified temperatures.
III Sample tested only.
IV Parameter guaranteed by design and analysis.
V Parameter is typical value only.
VI 100% production tested at 25°C, and sampled tested at temperature extremes.
Rev. 0 | Page 8 of 72
Share Link: 