EVAL-AD5790SDZ Просмотр технического описания (PDF) - Analog Devices

Номер в каталоге

Компоненты Описание

производитель

EVAL-AD5790SDZ

System Ready, 20-Bit, ±2 LSB INL, Voltage Output DAC

Analog Devices 

AD5790

TABLE OF CONTENTS

Features .............................................................................................. 1

Applications....................................................................................... 1

Functional Block Diagram .............................................................. 1

General Description ......................................................................... 1

Product Highlights ........................................................................... 1

Companion Products ....................................................................... 1

Revision History ............................................................................... 2

Specifications..................................................................................... 3

Timing Characteristics ................................................................ 5

Absolute Maximum Ratings............................................................ 7

ESD Caution.................................................................................. 7

Pin Configuration and Function Descriptions............................. 8

Typical Performance Characteristics ............................................. 9

Terminology .................................................................................... 17

Theory of Operation ...................................................................... 18

DAC Architecture....................................................................... 18

REVISION HISTORY

4/2018—Rev. D to Rev. E

Added Power-Up Sequence Section and Figure 50; Renumbered

Sequentially ..................................................................................... 23

Updated Outline Dimensions ....................................................... 27

Changes to Ordering Guide .......................................................... 27

7/2013—Rev. C to Rev. D

Changes to t1 Test Conditions/Comments and Endnote 2 ......... 5

Deleted Figure 4 ................................................................................ 7

Changes to Pin 11 Description ....................................................... 8

Deleted Daisy-Chain Operation Section..................................... 19

7/2012—Rev. B to Rev. C

Changes to Companion Products Section and to Endnote 1 ..... 1

Changes to Terminology Section.................................................. 18

Changes to Figure 53...................................................................... 24

Added Figure 55.............................................................................. 26

Data Sheet

Serial Interface ............................................................................ 18

Standalone Operation ................................................................ 19

Hardware Control Pins.............................................................. 19

On-Chip Registers...................................................................... 19

AD5790 Features ............................................................................ 23

Power-On to 0 V......................................................................... 23

Power-Up Sequence ................................................................... 23

Configuring the AD5790 .......................................................... 23

DAC Output State ...................................................................... 23

Output Amplifier Configuration.............................................. 23

Applications Information .............................................................. 25

Typical Operating Circuit ......................................................... 25

Evaluation Board ........................................................................ 26

Outline Dimensions ....................................................................... 27

Ordering Guide .......................................................................... 27

2/2012—Rev. A to Rev. B

Deleted Linearity Compensation Section ................................... 24

12/2011—Rev. 0 to Rev. A

Changes to Table 1.............................................................................1

Changes to Table 2.............................................................................4

Changes to Figure 48...................................................................... 17

Changes to DAC Register Section................................................ 21

Changes to Table 11 ....................................................................... 22

Updated Outline Dimensions ....................................................... 28

11/2011—Revision 0: Initial Version

Rev. E | Page 2 of 27

Share Link: