AD5533BBCZ-1 Просмотр технического описания (PDF) - Analog Devices

Номер в каталоге

Компоненты Описание

производитель

AD5533BBCZ-1

32-Channel Precision Infinite Sample-and-Hold

Analog Devices 

AD5533B

PIN FUNCTION DESCRIPTIONS

Pin

Function

AGND (1–2)

AVCC (1–2)

VDD (1–4)

VSS (1–4)

DGND

DVCC

DAC_GND (1–2)

REF_IN

REF_OUT

VOUT (0–31)

VIN

A4–A11, A02

CAL1

CS/SYNC

WR1

OFFSET_SEL1

SCLK2

DIN2

DOUT

SER/PAR1

OFFS_IN

OFFS_OUT

BUSY

TRACK/RESET2

Analog GND Pins

Analog Supply Pins. Voltage range from 4.75 V to 5.25 V.

VDD Supply Pins. Voltage range from 8 V to 16.5 V.

VSS Supply Pins. Voltage range from –4.75 V to –16.5 V.

Digital GND Pins

Digital Supply Pins. Voltage range from 2.7 V to 5.25 V.

Reference GND Supply for all the DACs

Reference Voltage for Channels 0–31

Reference Output Voltage

Analog Output Voltages from the 32 Channels

Analog Input Voltage

Parallel Interface. 5-address pins for 32 channels. A4 = MSB of channel address. A0 = LSB.

Parallel Interface. Control input that allows all 32 channels to acquire VIN simultaneously.

This pin is both the active low chip select pin for the parallel interface and the frame synchronization pin for

the serial interface.

Parallel Interface. Write pin. Active low. This is used in conjunction with the CS pin to address the device

using the parallel interface.

Parallel Interface. Offset select pin. Active high. This is used to select the offset channel.

Serial Clock Input for Serial Interface. This operates at clock speeds up to 20 MHz.

Data Input for Serial Interface. Data must be valid on the falling edge of SCLK.

Output from the DAC Registers for Readback. Data is clocked out on the rising edge of SCLK and is valid

on the falling edge of SCLK.

This pin allows the user to select whether the serial or parallel interface will be used. If the pin is tied low,

the parallel interface will be used. If it is tied high, the serial interface will be used.

Offset Input. The user can supply a voltage here to offset the output span. OFFS_OUT can also be tied to

this pin if the user wants to drive this pin with the offset channel.

Offset Output. This is the acquired/programmed offset voltage that can be tied to the OFFS_IN pin to

offset the span.

This output tells the user when the input voltage is being acquired. It goes low during acquisition and

returns high when the acquisition operation is complete.

If this input is held high, VIN is acquired once the channel is addressed. While it is held low, the input to the

gain/offset stage is switched directly to VIN. The addressed channel begins to acquire VIN on the rising edge

of TRACK. See TRACK Input section for further information. This input can also be used as a means of

resetting the complete device to its power-on-reset conditions. This is achieved by applying a low going

pulse of between 90 ns and 200 ns to this pin. See section on RESET Function for further details.

NOTES

1Internal pull-down devices on these logic inputs. Therefore, they can be left floating and will default to a logic low condition.

2Internal pull-up devices on these logic inputs. Therefore, they can be left floating and will default to a logic high condition.

–8–

REV. A

Share Link: