ACE9040K Просмотр технического описания (PDF) - Mitel Networks

Номер в каталоге

Компоненты Описание

производитель

ACE9040K

Audio Processor Advance Information

Mitel Networks 

ACE9040

ELECTRICAL CHARACTERISTICS

These characteristics are guaranteed over the following conditions unless otherwise stated (Note 1):

TAMB = – 40 °C to + 85 °C, VDD = 3.6 V to 5.0 V

Characteristic

Symbol

Supply Current and Power Down Modes

Operating supply current

IDD

Standby

Attenuation of all inputs signals

Wakeup response time

Sleep (Standby with CLK stopped)

Supply current*

IDD(SLEEP)

Delay between setting STBY bit and

stopping clock

Delay to starting clock after wakeup

Min.

40

20

100

Value

Typ.

15

Max.

15

10

200

Unit Conditions

mA VDD = 4.85 V RREF = 100 kΩ

mA VDD = 3.75 V RREF = 68 kΩ

dB

ms

µA STBY bit set VDD = 3.75

µs

µs

* Standby current measured with the 1.008 MHz clock stopped and SCLK at a level <200 mV.

Characteristic

Transmission Path

Microphone Amp, MI to SLO pins

Input bias

Microphone input gain (LO)

Microphone input gain (HI)

Microphone crosstalk (no MI signal)

Line input, LI to SLO pins

Input bias

LI input Gain (0dB)

LI input Gain (LO)

LI input gain (HI)

LI input crosstalk (no LI signal)

Soft Deviation Limiter, LI to SLO pins

Nominal gain

Attenuation range

Attenuation steps

Distortion

Attack level:Hard limiter output

Attack level at TBPO pin

Min.

21

31

– 0.5

21

31

– 30

0.27

3

Attack time

Value

Typ.

VDD/2

22

32

VDD/2

22

32

0

0.5

92

40

Max.

23

33

– 40

0.5

23

33

– 40

– 29

0.67

2

97

Unit

dB

dB

dB

dB

dB

dB

dB

dB

dB

dB

%THD

% VDD

% VDD

µs

Decay time

1.68

ms

INPSENSE Gain Stage, IPS to TBPO pins

Nominal gain

7.5

8

8.5

dB

Gain adjustment range

– 12

12.8

dB

Gain step size

0.6

0.8

1.2

dB

Note 1. 100% production tested at 25 °C but guaranteed over specified temperature range.

Conditions

Internal 150 kΩ bias resistor to VDD/2

MIS = 1, MLI = 0, MIG = 0

MIS = 1, MLI = 0, MIG = 1

MIS = 1, MLI = 0, MIG = 1

Internal 100 kΩ bias resistor

MIS = 0, MLI = 0, MIG = 0

MIS = 1, MLI = 1, MIG = 0

MIS = 1, MLI = 1, MIG = 1

MIS = 1, MLI = 1, MIG = 1

Limiter not functioning.

Output at 1 Vrms

d.c. input at IPS

TEST[1:0] = 11

Per gain step when signal outside

threshold

Per gain step

Input = 100 mVrms,

INPS[4:0] = 15, THF = 0 dB,

Relative to nominal gain

Input = 100 mVrms,

INPS[4:0] = 0 to 31, THF = 0 dB

4

Share Link: