ACE9030IW Просмотр технического описания (PDF) - Mitel Networks

Номер в каталоге

Компоненты Описание

производитель

ACE9030IW

Radio Interface and Twin Synthesiser

Mitel Networks 

ACE9030

TIMING WAVEFORMS

FIM or

FIA

FIMB or

FIAB

SIGNAL PERIOD

PEAK to PEAK

AMPLITUDE

TIMING SKEW

Fig. 6 Synthesiser Inputs

DATA

D2

CL

LATCHB or LATCHC

t DS

D1

D0

t CL

t DH

t LH

t LW

Fig. 7 Control Bus input timing

t CWH

t CWL

INTO ACE9030

DATA

D0

DATA UNDEFINED

OUTPUT FROM ACE9030

MSB

LSB

DATA OUTPUT DRIVE FROM ACE9030

CL

LATCHB

1

2

3

4

5

6

7

28

29

t ZS

t DHO

t ZH

t CD

t DSO

Fig. 8 Control Bus output timing

10

Share Link: