NSE-20G™ Standard Product Data Sheet
Preliminary
Figure 32 Merged Graph ...............................................................................................167
Figure 33 Relabeled Graph ...........................................................................................168
Figure 34 Boundary Scan Architecture .........................................................................169
Figure 35 TAP Controller Finite State Machine.............................................................170
Figure 36 Receive Interface Timing ..............................................................................173
Figure 37 Transmit Interface Timing .............................................................................174
Figure 38 CMP Timing ..................................................................................................175
Figure 39 Microprocessor Interface Read Timing .........................................................179
Figure 40 Microprocessor Interface Write Timing .........................................................181
Figure 41 NSE-20G Input Timing ..................................................................................182
Figure 42 RSTB Timing.................................................................................................183
Figure 43 JTAG Port Interface Timing...........................................................................185
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
9
Document ID: PMC-2000170, Issue 3