74AHCT132 Просмотр технического описания (PDF) - Philips Electronics

Номер в каталоге

Компоненты Описание

производитель

74AHCT132

Quad 2-input NAND Schmitt trigger

Philips Electronics 

Philips Semiconductors

Quad 2-input NAND Schmitt trigger

Product specification

74AHC132; 74AHCT132

FEATURES

• ESD protection:

HBM EIA/JESD22-A114-A

exceeds 2000 V;

MM EIA/JESD22-A115-A

exceeds 200 V

CDM EIA/JESD22-C101

exceeds 1000 V

• Balanced propagation delays

• Inputs accepts voltages higher than

VCC

• For AHC only:

operates with CMOS input levels

• For AHCT only:

operates with TTL input levels

• Specified from

−40 to +85 and +125 °C.

DESCRIPTION

The 74AHC/AHCT132 are

high-speed Si-gate CMOS devices

and are pin compatible with Low

power Schottky TTL (LSTTL). They

are specified in compliance with

JEDEC standard No. 7A.

The 74AHC/AHCT132 contain four

2-input NAND gates which accept

standard input signals. They are

capable of transforming slowly

changing input signals into sharply

defined, jitter free output signals.

The gate switches at different points

for positive and negative-going

signals. The difference between the

positive voltage VT+ and the negative

VT− is defined as the hysteresis

voltage VH.

FUNCTION TABLE

See note 1.

INPUTS

nA

nB

L

L

L

H

H

L

H

H

Note

1. H = HIGH voltage level; L = LOW voltage level.

OUTPUT

nY

H

H

H

L

QUICK REFERENCE DATA

GND = 0 V; Tamb = 25 °C; tr = tf ≤ 3.0 ns.

SYMBOL PARAMETER

CONDITIONS

TYPICAL

UNIT

AHC AHCT

tPHL/tPLH propagation delay CL = 15 pF;

nA to nY

VCC = 5 V

3.3 3.5 ns

CI

input capacitance VI = VCC or GND 3.0 3.0 pF

CO

output capacitance

4.0 4.0 pF

CPD

power dissipation CL = 50 pF;

11

14

pF

capacitance

f = 1 MHz;

notes 1 and 2

Notes

1. CPD is used to determine the dynamic power dissipation (PD in µW).

PD = CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where:

fi = input frequency in MHz;

fo = output frequency in MHz;

∑ (CL × VCC2 × fo) = sum of outputs;

CL = output load capacitance in pF;

VCC = supply voltage in Volts.

2. The condition is VI = GND to VCC.

ORDERING INFORMATION

OUTSIDE NORTH

AMERICA

NORTH AMERICA

74AHC132D

74AHC132PW

74AHCT132D

74AHCT132PW

74AHC132D

74AHC132PW DH

74AHCT132D

74AHCT132PW DH

PINS

14

14

14

14

PACKAGES

PACKAGE

MATERIAL

SO

TSSOP

SO

TSSOP

plastic

plastic

plastic

plastic

CODE

SOT108-1

SOT402-1

SOT108-1

SOT402-1

1999 Sep 24

2

Share Link: