DSP56F826PB Просмотр технического описания (PDF) - Freescale Semiconductor

Номер в каталоге

Компоненты Описание

производитель

DSP56F826PB

16-bit Digital Signal Controllers

Freescale Semiconductor 

56F826 General Description

• Up to 40 MIPS at 80MHz core frequency

• DSP and MCU functionality in a unified,

C-efficient architecture

• Hardware DO and REP loops

• MCU-friendly instruction set supports both DSP

and controller functions: MAC, bit manipulation

unit, 14 addressing modes

• 31.5K × 16-bit words (64KB) Program Flash

• 512 × 16-bit words (1KB) Program RAM

• 2K × 16-bit words (4KB) Data Flash

• 4K × 16-bit words (8KB) Data RAM

• 2K × 16-bit words (4KB) BootFLASH

• Up to 64K × 16-bit words each of external memory

expansion for Program and Data memory

• One Serial Port Interface (SPI)

• One additional SPI or two optional Serial

Communication Interfaces (SCI)

• One Synchronous Serial Interface (SSI)

• One General Purpose Quad Timer

• JTAG/OnCE™ for debugging

• 100-pin LQFP Package

• 16 dedicated and 30 shared GPIO

• Time-of-Day (TOD) Timer

EXTBOOT

RESET IRQB

IRQA

6

JTAG/

OnCE

Port

VDD

3

VSS VDDIO VSSIO VDDA

44

4

VSSA

Low Voltage Supervisor

Analog Reg

TOD

Timer

Interrupt

Controller

Program Controller

and

Hardware Looping Unit

Address

Generation

Unit

Data ALU

16 x 16 + 36 → 36-Bit MAC

Three 16-bit Input Registers

Two 36-bit Accumulators

Bit

Manipulation

Unit

Program Memory

Quad Timer

32252 x 16 Flash

or

512 x 16 SRAM

4

GPIO

Boot Flash

2048 x 16 Flash

SSI

or

6

GPIO

Data Memory

2048 x 16 Flash

4096 x 16 SRAM

SCI0 & SCI1

or

4

SPI0

COP/

Watchdog

SPI1

or

Applica-

4

GPIO

tion-Specific

Dedicated

GPIO

16

Memory &

Peripherals

PAB

PDB

COP

RESET

XDB2

CGDB

XAB1

XAB2

INTERRUPT

CONTROLS

16

IPBB

CONTROLS

16

MODULE CONTROLS

ADDRESS BUS [8:0]

DATA BUS [15:0]

IPBus Bridge

(IPBB)

16-Bit

56800

Core

PLL

Clock Gen

CLKO

XTAL

EXTAL

External

Address Bus

Switch

A[00:15]

or

16 GPIO

External

Bus

Interface

Unit

External

Data Bus

Switch

Bus

Control

D[00:15]

16

PS Select[0]

DS Select[1]

WR Enable

RD Enable

56F826 Block Diagram

56F826 Technical Data, Rev. 14

Freescale Semiconductor

3

Share Link: