DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MAX19708 Просмотр технического описания (PDF) - Maxim Integrated

Номер в каталоге
Компоненты Описание
производитель
MAX19708 Datasheet PDF : 37 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
10-Bit, 11Msps, Ultra-Low-Power
Analog Front-End
ELECTRICAL CHARACTERISTICS (continued)
(VDD = 3V, OVDD = 1.8V, internal reference (1.024V), CL 10pF on all digital outputs, fCLK = 11MHz (50% duty cycle), Rx ADC input
amplitude = -0.5dBFS, Tx DAC output amplitude = 0dBFS, differential Rx ADC input, differential Tx DAC output, CREFP = CREFN =
CCOM = 0.33µF, unless otherwise noted. CL < 5pF on all aux-DAC outputs. Typical values are at TA = +25°C.) (Note 1)
PARAMETER
SYMBOL
CONDITIONS
MIN TYP MAX UNITS
Ext1-Tx, Ext3-Tx, and SPI2-Tx states;
transmit DAC operating mode (Tx):
fCLK = 11MHz, fOUT = 620kHz on both
11.7
channels, aux-DACs ON and at midscale,
aux-ADC ON
VDD Supply Current
Ext1-Rx, Ext4-Rx, and SPI3-Rx states;
receive ADC operating mode (Rx):
fCLK = 11MHz, fIN = 1.87MHz on both
channels, aux-DACs ON and at midscale,
aux-ADC ON
Ext2-Rx, Ext3-Rx, and SPI1-Rx states;
receive ADC operating mode (Rx):
fCLK = 11MHz, fIN = 1.87MHz on both
channels, aux-DACs ON and at midscale,
aux-ADC ON
13.7
16
mA
8
Standby mode: CLK = 0 or OVDD;
aux-DACs ON and at midscale,
aux-ADC ON
Idle mode: fCLK = 11MHz; aux-DACs ON
and at midscale, aux-ADC ON
Shutdown mode: CLK = 0 or OVDD
Ext1-Rx, Ext2-Rx, Ext3-Rx, Ext4-Rx,
SPI1-Rx, SPI3-Rx states; receive ADC
operating mode (Rx): fCLK = 11MHz,
fIN = 1.87MHz on both channels;
aux-DACs ON and at midscale,
aux-ADC ON
2.9
4
5.5
7
0.52
µA
1.5
mA
OVDD Supply Current
Ext1-Tx, Ext2-Tx, Ext3-Tx, Ext4-Tx,
SPI2-Tx, SPI4-Tx states; transmit DAC
operating mode (Tx): fCLK = 11MHz, fOUT
110
= 620kHz on both channels; aux-DACs
ON and at midscale, aux-ADC ON
µA
Standby mode: CLK = 0 or OVDD; aux-
1
DACs ON and at midscale, aux-ADC ON
Idle mode: fCLK = 11MHz; aux-DACs ON
19
and at midscale, aux-ADC ON
Shutdown mode: CLK = 0 or OVDD
0.1
_______________________________________________________________________________________ 3

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]