AD9361 Просмотр технического описания (PDF) - Analog Devices
Номер в каталоге
Компоненты Описание
производитель
AD9361 Datasheet PDF : 36 Pages
| |||
Data Sheet
AD9361
Parameter1
Symbol Min
Typ
DIGITAL DATA TIMING (CMOS),
VDD_INTERFACE = 2.5 V
DATA_CLK Clock Period
tCP
16.276
DATA_CLK and FB_CLK Pulse
tMP
45% of tCP
Width
TX Data
Setup to FB_CLK
Hold to FB_CLK
DATA_CLK to Data Bus Output
Delay
DATA_CLK to RX_FRAME Delay
Pulse Width
ENABLE
TXNRX
tSTX
1
tHTX
0
tDDRX
0
tDDDV
0
tENPW
tCP
tTXNRXPW tCP
TXNRX Setup to ENABLE
tTXNRXSU 0
Bus Turnaround Time
Before RX
tRPRE
2 × tCP
After RX
tRPST
2 × tCP
Capacitive Load
3
Capacitive Input
3
DIGITAL DATA TIMING (LVDS)
DATA_CLK Clock Period
tCP
4.069
DATA_CLK and FB_CLK Pulse
tMP
45% of tCP
Width
TX Data
Setup to FB_CLK
tSTX
1
Hold to FB_CLK
tHTX
0
DATA_CLK to Data Bus Output
tDDRX
0.25
Delay
DATA_CLK to RX_FRAME Delay tDDDV 0.25
Pulse Width
ENABLE
tENPW
tCP
TXNRX
tTXNRXPW tCP
TXNRX Setup to ENABLE
tTXNRXSU 0
Bus Turnaround Time
Before RX
tRPRE
2 × tCP
After RX
tRPST
2 × tCP
Capacitive Load
3
Capacitive Input
3
SUPPLY CHARACTERISTICS
1.3 V Main Supply Voltage
1.267
1.3
VDD_INTERFACE Supply
Nominal Settings
CMOS
1.14
LVDS
1.71
VDD_INTERFACE Tolerance
−5
VDD_GPO Supply Nominal
1.3
Setting
VDD_GPO Tolerance
−5
Current Consumption
VDDx, Sleep Mode
180
VDD_GPO
50
Max
55% of tCP
1.2
1.0
55% of tCP
1.25
1.25
1.33
2.625
2.625
+5
3.3
+5
Test Conditions/
Unit
Comments
ns
61.44 MHz
ns
TX_FRAME, P0_D, and
P1_D
ns
ns
ns
ns
ns
ns
FDD independent ENSM
mode
ns
TDD ENSM mode
ns
TDD mode
ns
TDD mode
pF
pF
ns
245.76 MHz
ns
TX_FRAME and TX_D
ns
ns
ns
ns
ns
ns
FDD independent ENSM
mode
ns
TDD ENSM mode
ns
ns
pF
pF
V
V
V
%
Tolerance is applicable
to any voltage setting
V
When unused, must be
set to 1.3 V
%
Tolerance is applicable
to any voltage setting
μA
Sum of all input currents
μA
No load
1 When referencing a single function of a multifunction pin in the parameters, only the portion of the pin name that is relevant to the specification is listed. For full pin
names of multifunction pins, refer to the Pin Configuration and Function Descriptions section.
Rev. F | Page 7 of 36
Share Link: 