DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PBL40215 Просмотр технического описания (PDF) - Ericsson

Номер в каталоге
Компоненты Описание
производитель
PBL40215 Datasheet PDF : 22 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
PBL 402 15
Transmit section Table.
Parameter
Condition
Frequency range at output
Nominal output power
Gate enable
Output power
Gate disable
Power of 2xLO spurious
Power of 3xLO spurious
TX_P1, 0=0, 0
Output power trim about nominal TX_P1, 0=0, 1
TX_P1, 0=1, 0
TX_P1, 0=1, 1
POFF to PNOM time
PNOM to POFF time
Gate active to PA_GATE active
Gate inactive to PA_GATE inactive
Noise floor
nominal output power
Noise at channel M±1
ı1.728 MHz
Noise at channel M±2
ı3.456 MHz
Noise at channel M±3
ı5.184 MHz
Noise at channel M±4
ı6.912 MHz
Output impedance
Output VSWR
t PAON
GATE (active low)
PA_GATE (active low)
Symbol
ƒ
PNOM
POFF
P2LO
P3LO
PTRIM
tON
tOFF
tPAON
tPAOFF
NFLR
NM1
NM2
NM3
NM4
ZOUT
VSWRO
Min.
1800
Typ.
5
-22
-35
-35
-1.3
0
+1.3
+1.9
2
2
100
3
100
Max.
2000
-20
-20
Unit
MHz
dBm
dBc
dBc
dBc
dB
5
5
200
6
-135
-93
-115
-129
-132
1.5:1
µs
µs
ns
µs
dBm/Hz
dBc
dBc
dBc
dBc
-
t PAOFF
RF signal at TX
2µs
Figure 10. GATE / PA_GATE timing diagram, GATE_P = 0.
18
2µs

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]