LCMXO1200 Просмотр технического описания (PDF) - Lattice Semiconductor

Номер в каталоге

Компоненты Описание

производитель

LCMXO1200

MachXO Family Data Sheet

Lattice Semiconductor 

Lattice Semiconductor

Figure 2-1. Top View of the MachXO1200 Device1

Architecture

MachXO Family Data Sheet

PIOs Arranged into

sysIO Banks

sysMEM Embedded

Block RAM (EBR)

Programmable

Functional Units

with RAM (PFUs)

Programmable

Functional Units

without RAM (PFFs)

sysCLOCK

PLL

JTAG Port

1. Top view of the MachXO2280 device is similar but with higher LUT count, two PLLs, and three EBR blocks.

Figure 2-2. Top View of the MachXO640 Device

PIOs Arranged into

sysIO Banks

Programmable

Function Units

without RAM (PFFs)

Programmable

Function Units

with RAM (PFUs)

JTAG Port

2-2

Share Link: