71215S10 Просмотр технического описания (PDF) - Integrated Device Technology

Номер в каталоге

Компоненты Описание

производитель

71215S10

BiCMOS StaticRAM 240K (16K x 15-BIT) CACHE-TAG RAM For the Pentium™ Processor

Integrated Device Technology 

IDT71215

BiCMOS 16Kx15 CACHE-TAG RAM

COMMERCIAL TEMPERATURE RANGE

AC ELECTRICAL CHARACTERISTICS

(VCC = 5.0V ± 5%, VCCQ = 5.0V ± 5% OR 3.3V ± 0.3V, TA = 0 to 70°C)

IDT71215S8 IDT71215S9

Symbol

Parameter

Min. Max. Min. Max.

IDT71215S10

Min. Max.

MATCH and BRDY Cycles

tADM Address to MATCH Valid

—

8

—

9

—

10

tDAM Data Input to MATCH Valid

—

8

—

9

—

10

tCSM Chip Select to MATCH Valid

—

8

—

9

—

10

tCMLZ(1) Chip Select to MATCH in Low-Z

1

—

1

—

1

—

tCMHZ(1) Chip Select to MATCH in High-Z

1

5

1

6

1

6

tMHA MATCH Valid Hold from Address

2

—

2

—

2

—

tMHD MATCH Valid Hold from Data

2

—

2

—

2

—

tBHA BRDY Valid Hold from Address

2

—

2

—

2

—

tBHD BRDY Valid Hold from Data

2

—

2

—

2

—

tADB Address to BRDY Valid

—

9

—

10

—

11

tDAB Data Input to BRDY Valid

—

9

—

10

—

11

tCSB Chip Select LOW to BRDY Valid

—

9

—

10

—

11

tOEBV BRDYOE LOW to BRDY Valid

—

6

—

6

—

7

tOBLZ(1) BRDYOE LOW to BRDY in Low-Z

0

—

0

—

0

—

tOBHZ(1) BRDYOE HIGH to BRDY in High-Z

1

5

1

6

1

6

tBYFH BRDYH HIGH to Force BRDY HIGH

—

5

—

5

—

5

tBYHV BRDYH LOW to BRDY Valid

—

5

—

5

—

5

tSB

BRDYIN Set-up Time

4

—

4

—

4

—

tHB

BRDYIN Hold Time

1.5 — 1.5

—

1.5

—

tBIBL

CLK HIGH BRDYIN LOW to BRDY LOW

—

6

—

6

—

7

tBIBV CLK HIGH BRDYIN HIGH to BRDY Valid

—

6

—

6

—

7

tOEMI OET LOW to MATCH and BRDY Invalid

—

6

—

7

—

7

tOEMV OET HIGH to MATCH and BRDY Valid

tWRBH(2) W/R HIGH to BRDY HIGH

—

7

—

8

—

8

—

6

—

7

—

7

tWRBV(2) W/R LOW to BRDY Valid

—

6

—

7

—

7

tWMI CLK HIGH Write to MATCH and BRDY Invalid

—

7

—

7

—

7

tWMV(3) CLK HIGH Read to MATCH and BRDY Valid

—

8

—

9

—

10

NOTES:

1. This parameter is guaranteed with the AC Load (Figure 3) by device characterization, but is not production tested.

2. These parameters only apply when SFUNC is LOW and the internal WT bit is HIGH.

3. tADM, tDAM, tCSM and tADB, tDAB, tCSB must also be satisfied.

IDT71215S12

Min. Max. Unit

— 12 ns

— 12 ns

— 12 ns

1

— ns

1

7 ns

2

— ns

2

— ns

2

— ns

2

— ns

— 13 ns

— 13 ns

— 13 ns

— 8 ns

0

— ns

1

7 ns

— 6 ns

— 6 ns

4

— ns

1.5 — ns

— 8 ns

— 8 ns

— 8 ns

— 10 ns

— 8 ns

— 8 ns

— 8 ns

— 12 ns

3075 tbl 15

14.3

9

Share Link: