CY7C056V-20BAI Просмотр технического описания (PDF) - Cypress Semiconductor
Номер в каталоге
Компоненты Описание
производитель
CY7C056V-20BAI Datasheet PDF : 22 Pages
| |||
PRELIMINARY
CY7C056V
CY7C057V
Switching Characteristics Over the Operating Range[13] (continued)
Parameter
Busy Timing[19]
Description
tBHC
BUSY HIGH from CE HIGH
tPS
Port Set-Up for Priority
tWB
R/W LOW after BUSY (Slave)
tWH
R/W HIGH after BUSY HIGH
(Slave)
tBDD[19]
BUSY HIGH to Data Valid
Interrupt Timing[19]
tINS
INT Set Time
tINR
INT Reset Time
Semaphore Timing
tSOP
SEM Flag Update Pulse (OE
or SEM)
tSWRD
SEM Flag Write to Read
Time
tSPS
SEM Flag Contention Win-
dow
tSAA
SEM Address Access Time
-10
Min. Max.
10
5
0
8
10
10
10
10
5
5
10
CY7C056V
CY7C057V
-12
-15
Min. Max. Min. Max.
12
15
5
5
0
0
11
13
12
15
12
15
12
15
10
10
5
5
5
5
12
15
-20
Min. Max.
20
5
0
15
20
20
20
10
5
5
20
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Data Retention Mode
The CY7C056V and CY7C057V are designed with battery
backup in mind. Data retention voltage and supply current are
guaranteed over temperature. The following rules ensure data
retention:
1. Chip Enable (CE)[3] must be held HIGH during data retention,
within VDD to VDD – 0.2V.
2. CE must be kept between VDD – 0.2V and 70% of VDD
during the power-up and power-down transitions.
3. The RAM can begin operation >tRC after VDD reaches the
minimum operating voltage (3.15 volts).
Timing
VCC
CE
Data Retention Mode
3.15V
3.15V
VCC > 2.0V
tRC
VCC to VCC – 0.2V
VIH
Parameter
ICCDR1
Test Conditions[21]
@ VDDDR = 2V
Max.
50
Unit
µA
Notes:
20. tBDD is a calculated parameter and is the greater of tWDD–tPWE (actual) or tDDD–tSD (actual).
21. CE = VDD, Vin = VSS to VDD, TA = 25°C. This parameter is guaranteed but not tested.
9
Share Link: 