DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

SD6830 Просмотр технического описания (PDF) - AUK -> KODENSHI CORP

Номер в каталоге
Компоненты Описание
производитель
SD6830
AUK
AUK -> KODENSHI CORP AUK
SD6830 Datasheet PDF : 34 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
6.12 Power-on reset
SD6830
The SD6830 incorporates an on-chip power-on reset circuitry which provides internal chip
reset for most power-up situations. The power-on reset circuit and the watchdog timer are
closely related. On power-up the power-on reset circuit is active and watchdog timer is
reset. After the reset time, which is in proportion to the rate of rise of VDD, watchdog timer
begins counting. After the oscillator stabilization time, which is typically 27mS in
FSYS=455KHz, program execution proceeds from reset address (000H).
VDD
DSMDC66883300
VDD PIN
VDD
7pF
1.8V
Internal /POR
Internal
/POR
0.3VDD
2Mohm
VSS
0
RESET TIME
Figure 6-5. Built-in Power-on Reset
6.13 Stop mode
The SD6830 support the stop mode to reduce power consumption. This mode is entered
when the STOP instruction is executed during key inputs are not active. Activating any key
inputs (Port D, Port E) the device is awakened from stop mode and restarts to operate from
reset address. When the device is released from stop mode, following module
set to appropriate value in reset routine: PORT G and PORT K.
In stop mode, the oscillator is stopped and the each port state is as follows.
Port C/REM become inactive state. (
for including I.R.LED driver,
after the reset release)
Port G and Port K retain previous state.
KSI-W002-000
13

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]