MRF24J40-I/MM Просмотр технического описания (PDF) - Microchip Technology

Номер в каталоге

Компоненты Описание

производитель

MRF24J40-I/MM

IEEE 802.15.4™ 2.4 GHz RF Transceiver

Microchip Technology 

MRF24J40

3.0 MEMORY ORGANIZATION

All memory in the MRF24J40 is implemented as static

RAM. There are five types of memory in the

MRF24J40:

• Short Address Control Registers

• Long Address Control Registers

• Transmit Buffers

• Receive Buffers

• Security Buffer

The control registers, both long and short, are used for

configuration, control, and status retrieval of the

MRF24J40. The control registers are directly read and

written to by the SPI interface. The transmit and receive

buffers contain transmit and receive memory used by

the controller to transmit and receive data.

FIGURE 3-1:

MRF24J40 MEMORY SPACE

The security buffer provides an engine for the

MRF24J40 MAC, which is compatible with the

IEEE 802.15.4 LR-WPAN (ZigBee). The security buffer

contains the following features:

• Transmit encryption and receive decryption.

• Seven-mode security suite.

• 64 x 8-bit security RAM for security suite storing;

one receive key and three transmit keys for TX

FIFOs. Beacon FIFO and GTS2 FIFO share the

same key space since they will not conflict with

each other. Normal FIFO and GTS1 FIFO both

have their own transmit key.

• Security of APL and NWK layers can be achieved

using the same engine. The upper layer security

function is compliant to the ZigBee V1.0 and

ZigBee 2006 specifications.

The SPI interface used to write and read these regis-

ters is described in Section 4.0 “Serial Peripheral

Interface (SPI)”.

Figure 3-1 shows the data memory organization for the

MRF24J40.

Short Address

Space

00h

Short Address

Control Registers

3Fh

Transmit

Buffers

Control

Registers

Security

Receive

FIFO

Long Address

Space

000h

07Fh

080h

0FFh

TXN FIFO

TXB FIFO

100h

17Fh

180h

1FFh

GTS1 FIFO

GTS2 FIFO

200h

Long Address

Control Registers

27Fh

280h

Security Buffer

2BEh

2BFh

Unimplemented

2FFh

300h

RX FIFO

38Fh

© 2006 Microchip Technology Inc.

Advance Information

DS39776A-page 9

Share Link: