DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

56F8123 Просмотр технического описания (PDF) - Motorola => Freescale

Номер в каталоге
Компоненты Описание
производитель
56F8123
Motorola
Motorola => Freescale Motorola
56F8123 Datasheet PDF : 140 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Device Description
1.1.5 Energy Information
• Fabricated in high-density CMOS with 5V tolerant, TTL-compatible digital inputs
• On-board 3.3V down to 2.6V voltage regulator for powering internal logic and memories
• On-chip regulators for digital and analog circuitry to lower cost and reduce noise
• Wait and Stop modes available
• ADC smart power management
• Each peripheral can be individually disabled to save power
1.2 Device Description
The 56F8323 and 56F8123 are members of the 56800E core-based family of hybrid controllers. Each
combines, on a single chip, the processing power of a Digital Signal Processor (DSP) and the
functionality of a microcontroller with a flexible set of peripherals to create an extremely cost-effective
solution. Because of their low cost, configuration flexibility, and compact program code, the 56F8323
and 56F8123 are well-suited for many applications. The devices include many peripherals that are
especially useful for automotive control (56F8323 only); industrial control and networking; motion
control; home appliances; general purpose inverters; smart sensors; fire and security systems; power
management; and medical monitoring applications.
The 56800E core is based on a Harvard-style architecture consisting of three execution units operating in
parallel, allowing as many as six operations per instruction cycle. The MCU-style programming model
and optimized instruction set allow straightforward generation of efficient, compact DSP and control
code. The instruction set is also highly efficient for C Compilers to enable rapid development of
optimized control applications.
The 56F8323 and 56F8123 support program execution from internal memories. Two data operands can be
accessed from the on-chip data RAM per instruction cycle. These devices also provide one external
dedicated interrupt line and up to 27 General Purpose Input/Output (GPIO) lines, depending on peripheral
configuration.
1.2.1 56F8323 Features
The 56F8323 hybrid controller includes 32KB of Program Flash and 8KB of Data Flash, each
programmable through the JTAG port, with 4KB of Program RAM and 8KB of Data RAM. A total of 8KB
of Boot Flash is incorporated for easy customer inclusion of field-programmable software routines that can
be used to program the main Program and Data Flash memory areas. Both Program and Data Flash
memories can be independently bulk erased or erased in pages. Program Flash page erase size is 1KB. Boot
and Data Flash page erase size is 512 bytes. The Boot Flash memory can also be either bulk or page erased.
A key application-specific feature of the 56F8323 is the inclusion of one Pulse Width Modulator (PWM)
module. This module incorporates three complementary, individually programmable PWM signal output
pairs and is also capable of supporting six independent PWM functions to enhance motor control
functionality. Complementary operation permits programmable dead time insertion, distortion correction
via current sensing by software, and separate top and bottom output polarity control. The up-counter value
56F8323 Technical Data, Rev. 11.0
Freescale Semiconductor
7
Preliminary

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]