MAX3942 Просмотр технического описания (PDF) - Maxim Integrated
Номер в каталоге
Компоненты Описание
производитель
MAX3942 Datasheet PDF : 10 Pages
| |||
10Gbps Modulator Driver
ELECTRICAL CHARACTERISTICS (continued)
(VEE = -5.5V to -4.9V, TA = -40°C to +85°C. Typical values are at VEE = -5.2V, IMOD = 100mA, and TA = +25°C, unless otherwise noted.)
PARAMETER
SYMBOL
CONDITIONS
MIN TYP MAX UNITS
Off Current
MODEN = VEE, MODSET = VEE, DATA+ =
high, DATA- = low
1.6
mA
Differential Output Return Loss
Output Edge Speed
Setup/Hold Time
Pulse-Width Adjustment Range
RLOUT
tSU, tHD
IMOD = 50mA
10GHz
20% to 80% (Notes 6, 8)
Figure 2 (Note 6)
(Notes 6, 8)
10
dB
23
32
ps
25
ps
±30 ±50
ps
Pulse-Width Control Input
Range (Single Ended)
For PWC+ and PWC-
VEE +
0.5
VEE +
V
1.5
Pulse-Width Control Input
Range (Differential)
(PWC+) - (PWC-)
-0.5
+0.5
V
Output Overshoot
Driver Random Jitter
Driver Deterministic Jitter
CONTROL INPUTS
RJDR
DJDR
(Notes 6, 8)
(Note 6)
PWC- = GND (Notes 6, 9)
5
%
0.3
0.8 psRMS
8
13
psP-P
Input High Voltage
VIH
(Note 10)
VEE +
V
2.0
Input Low Voltage
VIL
(Note 10)
VEE +
0.8
V
Input Current
(Note 10)
-80
+200
μA
Note 1: Supply current remains elevated once the retiming function has been enabled. Power must be cycled to reduce supply
current after the retiming function has been disabled.
Note 2: Power-supply noise rejection is specified as PSNR = 20Log(Vnoise (on Vcc) / ΔVOUT). VOUT is the voltage across a 50Ω load.
Vnoise (on Vcc) = 100mVP-P.
Note 3: For DATA+, DATA-, CLK+, and CLK-.
Note 4: CLK input characterized at 10.7Gbps.
Note 5: Minimum voltage on OUT+ and OUT- is VEE + 1.9V.
Note 6: Guaranteed by design and characterization using the circuit shown in Figure 3.
Note 7: RMODEQV = (VMODSET - VEE) / (IMOD - 37mA).
Note 8: 50Ω load, characterized at 10.7Gbps with a 1111 1111 0000 0000 pattern.
Note 9: Deterministic jitter is defined as the arithmetic sum of PWD (pulse-width distortion) and PDJ (pattern-dependent jitter).
Measured with a 10.7Gbps 27 - 1 PRBS pattern with 80 zeros and 80 ones inserted in the data pattern.
Note 10: For MODEN and PLRT.
_______________________________________________________________________________________ 3
Share Link: 