CY7C1318BV18 Просмотр технического описания (PDF) - Cypress Semiconductor

Номер в каталоге

Компоненты Описание

производитель

CY7C1318BV18

18-Mbit DDR-II SRAM 2-Word Burst Architecture

Cypress Semiconductor 

Logic Block Diagram (CY7C1316BV18)

CY7C1316BV18

CY7C1916BV18

CY7C1318BV18

CY7C1320BV18

A(19:0)

20

LD

Address

Register

K

K

DOFF

CLK

Gen.

VREF

R/W

NWS[1:0]

Control

Logic

Write

Reg

Write

Reg

Read Data Reg.

16 8

8

Logic Block Diagram (CY7C1916BV18)

Output

Logic

R/W

Control

C

C

Reg.

Reg.

8

Reg.

8

8

CQ

CQ

DQ[7:0]

A(19:0)

20

LD

Address

Register

K

K

DOFF

CLK

Gen.

VREF

R/W

BWS[0]

Control

Logic

Write

Reg

Write

Reg

Read Data Reg.

18 9

9

Output

Logic

R/W

Control

C

C

Reg.

Reg.

9

Reg.

9

9

CQ

CQ

DQ[8:0]

Document Number: 38-05621 Rev. *C

Page 2 of 28

[+] Feedback

Share Link: