DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AL1402 Просмотр технического описания (PDF) - Unspecified

Номер в каталоге
Компоненты Описание
производитель
AL1402
ETC
Unspecified ETC
AL1402 Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
Master and Slave Modes
Master Mode:
All outputs are derived from the input
optical format data stream on the OPDIGIN
(pin 6). WDCLK is an output.
Slave Mode:
DAC outputs, USER outputs, BCLK and
SVCO outputs are synchronized to WDCLK,
which is an input.
In Slave mode, WDCLK may be at an
arbitrary phase with respect to the incoming
samples of OPDIGIN, but if the frequencies
aren’t identical samples will be dropped,
repeated, or garbled. Generally, identical
frequencies are achieved by either: using
DVCO (pin 18) as the source from which
WDCLK is generated, or creating OPDIGIN
from a source synchronized to WDCLK.
Use
The AL1402 OptoRec interface has been
designed for ease of use and flexibility in
â systems designed to interface to the ADAT
protocol. It supports both left and right
justified data formats for ease of integration
into existing devices as well as new devices.
These formats allow it to operate in parallel
with many standard ADC’s.
The designer uses the FMT0, FMT1, MODE0
and MODE1 pins to select the desired
format and mode.
The format pins are summarized in Table 3,
Formats. The AL1402 provides support for
â both the ADAT Type I format (16-bit) and
â the ADAT Type II format (20-bit). Data
output is 24 bit. Data input lengths up to
24 bits is supported.
â USER0 is used to receive the ADAT format
32-bit timcode; USER1 is used to receive
MIDI data (if the source device supports
these features). USER2 and USER3 are
reserved and should not be used.
Table 3 Formats
FMT1
FMT0
0
0
0
1
1
0
1
1
Format
OUT data is right justified, BCLK falls on changing WDCLK
OUT data is left justified, BCLK rises on changing WDCLK
Chip Reset
Gated BLCK, BCLK rises on changing WDCLK
Table 4 Modes
MODE1
MODE0
0
0
0
1
1
0
1
1
Mode
Master mode, WDCLK is an output
Slave mode, WDCLK is an input. WDCLK MUST be derived from the same clock
supplying the source
Reserved
Reserved
Alesis Semiconductor
DS1402-0702
12555 Jefferson Blvd., Suite 285
Los Angeles, CA 90066
Phone (310) 301-0780 Fax (310) 306-1551 www.alesis-semi.com
-3-

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]