74LVC821ADB(2004) Просмотр технического описания (PDF) - Philips Electronics

Номер в каталоге

Компоненты Описание

производитель

74LVC821ADB
(Rev.:2004)

10-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)

Philips Electronics 

Philips Semiconductors

74LVC821A

10-bit D-type flip-flop with 5 V tolerant inputs/outputs

Table 8: Dynamic characteristics …continued

GND = 0 V; tr = tf ≤ 2.5 ns; CL = 50 pF; RL = 500 Ω; for test circuit see Figure 10

Symbol Parameter

Conditions

Tamb = −40 °C to +125 °C

tPHL, tPLH propagation delay CP to Qn

see Figure 7

VCC = 1.2 V

VCC = 2.7 V

VCC = 3.0 V to 3.6 V

tPZH, tPZL 3-state output enable time OE to Qn

see Figure 9

VCC = 1.2 V

VCC = 2.7 V

VCC = 3.0 V to 3.6 V

tPHZ, tPLZ 3-state output disable time OE to Qn

see Figure 9

VCC = 1.2 V

VCC = 2.7 V

VCC = 3.0 V to 3.6 V

tW

clock pulse width HIGH or LOW

see Figure 7

VCC = 1.2 V

VCC = 2.7 V

tsu

set-up time Dn to CP

VCC = 3.0 V to 3.6 V

see Figure 8

VCC = 1.2 V

VCC = 2.7 V

VCC = 3.0 V to 3.6 V

th

hold time Dn to CP

see Figure 8

VCC = 1.2 V

VCC = 2.7 V

VCC = 3.0 V to 3.6 V

fmax

maximum clock frequency

see Figure 7

VCC = 1.2 V

VCC = 2.7 V

VCC = 3.0 V to 3.6 V

tsk(0)

skew

VCC = 3.0 V to 3.6 V

Min

-

1.5

1.5

-

1.5

1.3

-

1.5

1.5

-

3.3

3.3

-

0.9

1.9

-

1.5

1.5

-

150

150

[3] -

Typ

Max Unit

-

-

ns

-

11.0 ns

-

9.5

ns

-

-

ns

-

11.0 ns

-

9.5

ns

-

-

ns

-

8.5

ns

-

8.0

ns

-

-

ns

-

-

ns

-

-

ns

-

-

ns

-

-

ns

-

-

ns

-

-

ns

-

-

ns

-

-

ns

-

-

MHz

-

-

MHz

-

-

MHz

-

1.0

ns

[1] All typical values are measured Tamb = 25 °C.

[2] These typical values are measured at VCC = 3.3 V.

[3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

[4] CPD is used to determine the dynamic power dissipation (PD in µW).

PD = CPD × VCC2 × fi × N + Σ (CL × VCC2 × fo) where:

fi = input frequency in MHz;

fo = output frequency in MHz;

CL = output load capacitance in pF;

VCC = supply voltage in Volts;

N = total load switching outputs;

Σ (CL × VCC2 × fo) = sum of the outputs.

[5] The condition is VI = GND to VCC.

9397 750 13276

© Koninklijke Philips Electronics N.V. 2004. All rights reserved.

Product data sheet

Rev. 03 — 11 May 2004

10 of 20

Share Link: