KE5BGCA256A Просмотр технического описания (PDF) - KAWASAKI MICROELECTRONICS

Номер в каталоге

Компоненты Описание

производитель

KE5BGCA256A

GigabitCAM

KAWASAKI MICROELECTRONICS 

GigabitCAM KE5BGCA256

Pin name

MS <3:0 >

RS TN

OD<20 :0>

Attribute

Mask Select

Inp ut

LVTTL

Hardware Reset

Inp ut

LVTTL

Output Port

Ou tpu t

Tristate LVTTL

Function

MS<3:0> is a mask select signal. One of 12 Mask registers is selected

by the MS<3:0>.

RSTN is used to reset the hardware.

OD<20:0> is a 21-bit output port. The device ID is output in the 5 bits,

OD<20:16> from the MSB, and HHA, HEA, or MEMHHA is output in

the 16 bits from the LSB.

OEODN

OPSL

S HON

S MON

Output Port Output Enable

Inp ut

LVTTL

OEODN controls the Output Port. OEODN low enables the output,

and OEODN high disables the output (i.e. the Output Port is made

high impedance). There is latency between the OEODN change and

its result.

Output Port Select

Inp ut

LVTTL

OPSL low enables the output of MEMHHA from the Output Port.

There is latency between the OPSL change and its result.

Synchronous Hit Output SHON outputs the search results in the device synchronous with the

Ou tpu t

master clock. This pin is low when even one hit occurs in the search

LVTTL

operation. This pin is high when no entry is hit.

Synchronous Multi-hit Output SMON outputs the search results in the device synchronous with the

Ou tpu t

master clock. This pin is low when multi-hit occurs in the search

LVTTL

operation. This pin is high when no multi-hit occurs.

PHON

Priority Hit Output

Ou tpu t

LVTTL

PHON outputs the search results. This pin is not synchronous with

the master clock. This pin is low when even one hit occurs in the

search operation. This pin is high when no entry is hit.

In a cascaded system, the hit signal of the cascade configuration

appears in the PHON pin of the lowest priority device (Last Device).

PMON

Priority Multi-hit Output

Ou tpu t

LVTTL

PMON outputs the search results. This pin is not synchronous with

the master clock. This pin is low when multi-hit occurs in the search

operation. This pin is high when no multi-hit occurs.

In a cascaded system, the multi-hit signal of the cascade

configuration appears in the PMON pin of the lowest priority device

(Last Device).

Preliminary

3-5

Share Link: