STLC3055Q Просмотр технического описания (PDF) - STMicroelectronics

Номер в каталоге

Компоненты Описание

производитель

STLC3055Q

WLL & ISDN-TA SUBSCRIBER LINE INTERFACE CIRCUIT

STMicroelectronics 

STLC3055

OPERATING RANGE

Symbol

Vpos

A/BGND

Vdig

Top

Vbat (1)

Parameter

Positive Supply Voltage

AGND to BGND

Pin D0, D1, D2, DET, CKTTX, PD

Ambient Operating Temperature Range

Self Generated Battery Voltage

Value

5.5 to +15.8

-100 to +100

-0.25 to 5.25

-40 to +85

-74 max.

(1) Vbat is self generated by the on chip DC/DC converter and can be programmed via RF1 and RF2.

RF1 and RF2 shall be selected in order to fulfil the a.m limits (see External Components Table page 10)

THERMAL DATA

Symbol

Rth j-amb

Parameter

Thermal Resistance Junction to Ambient

Value

Typ.

60

Unit

V

V

V

°C

V

Unit

°C/W

PIN DESCRIPTION

N.

Name

Function

25

VPOS Positive supply input ranging from 5.5V to 15.8V.

34

BGND Battery Ground, must be shorted with AGND.

27

AGND Analog Ground, must be shorted with BGND.

16

ZAC

AC impedance synthesis.

15

ZAC1 RX buffer output, the AC impedance is connected from this node to ZAC.

17

RS

Protection resistors image (the image resistor is connected from this node to ZAC).

18

ZB

Balance Network for 2 to 4 wire conversion (the balance impedance ZB is connected from this

node to AGND. ZA impedance is connected from this node to ZAC1).

20

TX

4 wire output port (TX output). The signal is referred to AGND. If connected to single supply

CODEC input it must be DC decoupled with proper capacitor.

14

RX

4 wire input port (RX input); 300KΩ input impedance. This signal is referred to AGND. If

connected to single supply CODEC output it must be DC decoupled with proper capacitor.

19

CAC

AC feedback input, AC/DC split capacitor (CAC).

32

ILTF

Transversal line current image output.

41

TIP

2 wire port; TIP wire (Ia is the current sourced from this pin).

37

RING 2 wire port; RING wire (Ib is the current sunk into this pin).

28

RLIM Constant current feed programming pin (via RLIM). RLIM should be connected close to this

pin and PCB layout should avoid noise injection on this pin.

30

RTH

Off-hook threshold programming pin (via RTH). RTH should be connected close to this pin

and PCB layout should avoid noise injection on this pin.

29

IREF

Internal bias current setting pin. RREF should be connected close to this pin and PCB layout

should avoid noise injection on this pin.

43

CREV Reverse polarity transition time control. One proper capacitor connected between this pin and

AGND is setting the reverse polarity transition time. This is the same transition time used to

shape the "trapezoidal ringing" during ringing injection.

31

RD

DC feedback and ring trip input. RD should be connected close to this pin and PCB layout

should avoid noise injection on this pin.

3/22

Share Link: