MAX888ECJ(1999) Просмотр технического описания (PDF) - Maxim Integrated

Номер в каталоге

Компоненты Описание

производитель

MAX888ECJ
(Rev.:1999)

Wireless and Satellite Handset Power-Management ICs

Maxim Integrated 

Wireless and Satellite Handset

Power-Management ICs

Pin Description

PIN

NAME

FUNCTION

1

LX

Inductor Input. Drain of the internal p-channel MOSFET.

2

PGND Power Ground

3

OUT0

Switching Regulator 0 Output. Bypass with a 10µF, low-ESR capacitor to PGND. Up to 500mA is available

from OUT0.

4

CVL

Low-Side Drive Bypass. Bypass with a 1µF capacitor to GND.

5

REF

Reference Output. Bypass with a 0.22µF capacitor to GND. REF can source up to 100µA.

6

GND

Ground

7

BATT

Supply Voltage Input. Bypass with a 0.1µF and a 10µF capacitor to PGND as close to BATT as possible.

8

OUT4

Charge-Pump Regulator 4 Output. Bypass with a 10µF, low-ESR capacitor to DGND.

9

C+

Charge-Pump Capacitor Positive Connection

10

IN4

Regulator 4 Power-Supply Input

11

C-

Charge-Pump Capacitor Negative Connection

12

DGND Digital Ground

13

LBI

Low-Battery Detector Input. LBO goes low when VLBI drops below VREF. Connect LBI to the center of a

resistor voltage divider between BATT and GND.

14

LBHYS

Low-Battery Detector Hysteresis Control. An open-drain output to set the hysteresis of the Low-Battery

Detector Comparator.

Low-Battery Output. Open-drain output of the Low-Battery Detector Comparator. LBO is high impedance

15

LBO

when device is shutdown or VLBI > VREF. VLBO is low when VLBI < VREF. Typically, connect a 200kΩ pull-

up resistor between LBO and OUT2.

16

RESET

Reset Output. RESET remains low during initial power-up for 75ms after OUT2 is ready. RESET has an

internal 10kΩ pull-up resistor connected to OUT2. RESET is valid for VBATT down to 1V.

17

IN2

Linear Regulator 2 Power-Supply Input

18

OUT2

Linear Regulator 2 Output. Bypass with a 2.2µF, low-ESR capacitor to GND. Up to 200mA is available from

OUT2. The reset circuit monitors this voltage.

19

OUT3

Linear Regulator 3 Output. Bypass with a 1µF, low-ESR capacitor to GND. Up to 20mA is available from

OUT3.

20

IN3

Regulator 3 Power-Supply Input

21

IN5

Regulator 5 Power-Supply Input

22

OUT5

Linear Regulator 5 Output. Bypass with a 1µF, low-ESR capacitor to GND. Up to 100mA is available from

OUT5.

23

IN1

Regulator 1 Power-Supply Input

8 _______________________________________________________________________________________

Share Link: