DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MSM6996H Просмотр технического описания (PDF) - Oki Electric Industry

Номер в каталоге
Компоненты Описание
производитель
MSM6996H
OKI
Oki Electric Industry OKI
MSM6996H Datasheet PDF : 21 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
¡ Semiconductor
MSM6996H/6996V/6997H/6997V/6998/6999
RSYNC
Receive synchronizing signal input.
Eight required bits are selected from serial PCM signals on the PCMIN pin by the receive
synchronizing signal.
The whole timing signal in the receive section are synchronize by this synchronizing signal.
This signal must be synchronize in phase with RCLOCK.
The frequency should be 8 kHz ±50 ppm to guarantee the AC characteristics of receive section.
However, same as the RCLOCKfrequency, this device can operate in the range of 8 kHz±2 kHz, with
no guarantee of adherence to the electrical characteristics in this specification as a catalogue value.
Fixing this signal to logic "1" or "0", the receive circuit is driver in a power down state.
XSYNC
Transmit synchronizing signal input.
The PCM output signal from the PCMOUT pin is output in synchronization with this transmit
synchronizing signal.
All transmit timing signals are triggered to synchronize with this signal. This signal should be
synchronized in phase with XCLOCK pulse.
The frequency should be 8 kHz ±50 ppm to guarantee the AC characteristics of transmit section.
Fixing this signal to logic "1" or "0", the transmit circuit is driver in a power down state.
DG
Ground of digital signal.
This pin is electrically separated from the AG pin in this device.
The DG pin must be connected to the AG pin on the printed circuit board to make common to the
AG pin.
PDN/BS
Power down signal input.
When this input is held at low level more than 1 ms, the device is put into the power-down mode.
PCMOUT
PCM signal output.
The PCM output signal is output in synchronization with the rising edge of XCLOCK pulse orderly
from MSD first. (The first bit of the PCM signal may output at the rising edge of XSYNC pulse,
according to the timing of XSYNC and XCLOCK pulse.). During the PCMOUT signal output except
the 8-bit pulses, the pin is in an open state, therefore, multiple connections by wired-OR are easily
possible at this pin.
The code companding law and output code format depend on ITU-T Recommendation G.711, and
for the MSM6996H, MSM6996V, and MSM6998 (A-law) the output PCM signals are obtained by
inverting the even bits of signals.
Input/Output
Level
+Full scale
+0
–0
–Full scale
PCMIN/PCMOUT
MSM6996 (A-law)
MSM6997 (m-law)
MSM6998 (A-law)
MSM6999 (m-law)
10101010
10000000
11010101
11111111
01010101
01111111
00101010
00000000
7/21

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]