DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PM5352-BI Просмотр технического описания (PDF) - PMC-Sierra

Номер в каталоге
Компоненты Описание
производитель
PM5352-BI Datasheet PDF : 77 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
DATA SHEET
PMC-1990421
ISSUE 2
1.3 The Receive ATM Processor
PM5352 S/UNI STAR
SATURN USER NETWORK INTERFACE 155 (STAR)
Extracts ATM cells from the received STS-3c (STM-1) synchronous
payload envelope using ATM cell delineation.
Provides ATM cell payload de-scrambling.
Performs header check sequence (HCS) error detection and
correction, and idle/unassigned cell filtering.
Detects Out of Cell Delineation (OCD) and Loss of Cell Delineation
(LCD).
Counts number of received cells, idle cells, errored cells and dropped
cells.
Provides a synchronous 8-bit wide, four-cell FIFO buffer.
1.4 The Receive POS Processor
Generic design that supports packet based link layer protocols, like
PPP, HDLC and Frame Relay.
Performs self synchronous POS data de-scrambling on SPE payload
(x43+1 polynomial).
Performs flag sequence detection and terminates the received POS
frames.
Performs frame check sequence (FCS) validation. The POS
processor supports the validation of both CRC-CCITT and CRC-32
frame check sequences.
Performs Control Escape de-stuffing.
Checks for packet abort sequence.
Checks for octet aligned packet lengths and for minimum and
maximum packet lengths. Automatically deletes short packets
(software configurable), and marks those exceeding the maximum
length as errored.
Provides a synchronous 256 byte FIFO buffer accessed through a 16-
bit data bus on the POS-PHY System Interface.
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE 3

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]