RM5231™ Microprocessor with 32-Bit System Bus Data Sheet
Released
List of Tables
Table 1 Integer Multiply/Divide Operations ................................................................................13
Table 2 Floating-Point Instruction Cycles ..................................................................................14
Table 3 Cache Attributes ...........................................................................................................20
Table 4 Boot-Time Mode Bit Stream .........................................................................................25
Table 5 System Interface ...........................................................................................................26
Table 6 Clock/Control Interface .................................................................................................27
Table 7 Interrupt Interface .........................................................................................................27
Table 8 JTAG Interface .............................................................................................................27
Table 9 Initialization Interface ....................................................................................................28
Table 10 Power Supply .............................................................................................................28
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer’s Internal Use
8
Document ID: PMC-2002165, Issue 1