UT1750AR12WCC Просмотр технического описания (PDF) - Aeroflex UTMC

Номер в каталоге

Компоненты Описание

производитель

UT1750AR12WCC

RISC Microprocessor

Aeroflex UTMC 

(1)

OSCIN

CK1

CK2

CK3

CK4

STATE1

BRQ

BGACK

AS

DS

CONTROL

R/WR

OPERAND

ADDRESS

OPERAND

DATA

ADDRESS VALID

DATA VALID

DTACK

(2)

Note:

(1) DTACK must be active bythis edge to avoid wait states.

(2) DTACK is sampled by the rising edges of OSCIN.

Figure 26. Typical UT1750AR Data Bus Cycle Operation

24

Share Link: