LTC1279 Просмотр технического описания (PDF) - Linear Technology

Номер в каталоге

Компоненты Описание

производитель

LTC1279

12-Bit, 600ksps Sampling A/D Converter with Shutdown

Linear Technology 

LTC1279

TEST CIRCUITS

Load Circuits for Access Timing

5V

DBN

3k

CL

DGND

A) HIGH-Z TO VOH (t8)

AND VOL TO VOH (t6)

3k

DBN

CL

DGND

B) HIGH-Z TO VOL (t8)

AND VOH TO VOL (t6)

1279 TC01

WU

W

TI I G DIAGRA S

Load Circuits for Output Float Delay

5V

DBN

3k

DBN

10pF

3k

10pF

DGND

A) VOH TO HIGH-Z

DGND

B) VOL TO HIGH-Z

1279 TC02

CS to RD Setup Timing

CS to CONVST Setup Timing

SHDN to CONVST Wake-Up Timing

CS

t1

RD

1279 TD01

CS

t2

CONVST

1279 TD02

SHDN

t3

CONVST

1279 TD03

APPLICATIONS INFORMATION

CONVERSION DETAILS

The LTC1279 uses a successive approximation algorithm

and an internal sample-and-hold circuit to convert an

analog signal to a 12-bit parallel output. The ADC is

complete with a precision reference and an internal clock.

The control logic provides easy interface to microproces-

sors and DSPs. (Please refer to the Digital Interface

section for the data format.)

Conversion start is controlled by the CS and CONVST

inputs. At the start of conversion the successive approxi-

mation register (SAR) is reset. Once a conversion cycle

has begun it cannot be restarted.

During conversion, the internal 12-bit capacitive DAC

output is sequenced by the SAR from the most significant

bit (MSB) to the least significant bit (LSB). Referring to

Figure 1, the AIN input connects to the sample-and-hold

capacitor during the acquire phase, and the comparator

offset is nulled by the feedback switch. In this acquire

phase, a minimum delay of 160ns will provide enough

SAMPLE

SAMPLE

AIN

CSAMPLE

SI

–

HOLD

CDAC

COMPAR-

ATOR

+

DAC

VDAC

S

A

R

Figure 1. AIN Input

12-BIT

LATCH

1279 F01

time for the sample-and-hold capacitor to acquire the

analog signal. During the convert phase, the comparator

feedback switch opens, putting the comparator into the

compare mode. The input switch switches CSAMPLE to

ground, injecting the analog input charge onto the sum-

ming junction. This input charge is successively com-

8

Share Link: