PE4141-51 Просмотр технического описания (PDF) - Peregrine Semiconductor
Номер в каталоге
Компоненты Описание
производитель
PE4141-51 Datasheet PDF : 5 Pages
| |||
PE4141
Product Specification
Figure 3. Pin Configuration (Top View)
Table 2. Pin Descriptions
Pin No. Pin Name
Description
1
IF1
IF Output Connection (Drain)
2
GND
Ground
3
RF1
RF Input Connection (Source)
4
RF2
RF Input Connection (Source)
5
LO2
LO Input Connection (Gate)
6
LO1
LO Input Connection (Gate)
7
GND
Ground
8
IF2
IF Output Connection (Drain)
Table 3. Absolute Maximum Ratings
Symbol
TST
TOP
VDC + AC
VDC+AC
VESD
Parameters/
Conditions
Storage temperature
range
Operating temperature
range
Maximum DC plus peak
AC voltage across Drain-
Source
Maximum DC plus peak
AC voltage across Gate-
Drain or Gate-Source
ESD Sensitive Device
Min Max
-65 150
0
70
±3.3
±4.2
100
Units
°C
°C
V
V
V
Exceeding absolute maximum ratings may cause
permanent damage. Operation should be
restricted to the limits in the Operating Ranges
table. Operation between operating range
maximum and absolute maximum for extended
periods may reduce reliability.
Electrostatic Discharge (ESD) Precautions
This MOSFET device has minimally protected
inputs and is highly susceptible to ESD damage.
When handling this UltraCMOS™ device, observe
the same precautions that you would use with
other ESD-sensitive devices.
Latch-Up Avoidance
Unlike conventional CMOS devices, UltraCMOS™
devices are immune to latch-up.
Device Description
The performance level of this MOSFET array is
made possible by the very high linearity afforded
by Peregrine’s UltraCMOS™ process. The 8-lead
MSOP package is suitable for highly magnetic
applications including Magnetic Resonance
Imaging (MRI.)
The PE4141 is an ideal MOSFET array core for a
wide range of MOSFET array products, including
module level solutions that incorporate baluns or
other single-ended matching structures enabling
three-port operation.
Marking
Packaged devices are marked with part number
“4141”, date code and lot code.
©2010-11 Peregrine Semiconductor Corp. All rights reserved.
Page 2 of 5
Document No. 70-0268-04 │ UltraCMOS™ RFIC Solutions
Share Link: 