UPD23C256112A Просмотр технического описания (PDF) - NEC => Renesas Technology

Номер в каталоге

Компоненты Описание

производитель

UPD23C256112A

NAND INTERFACE 256M-BIT MASK-PROGRAMMABLE ROM

NEC => Renesas Technology 

Read Cycle Timing Chart (4)

(When /CE is made high level in the read mode)

CLE

tCLS

/CE

tCS

/WE

ALE

tCLH

tCH

tCS

tWC

tALH

tALS tWP tWH

tR

tALH

tAR2

tRR

tRC

tRC

/RE

I/O0 to I/O7

tDS tDH

Command

input

tDS

Address

input

tDS

Address

input

tWB

tDS

Address

input

tDH

tDH

tDH

High-Z

tRP tREH

tRHZ

DOUT

N

tREA

DOUT

N+1

R, /B

Access

page M

Remark If /CE is made high level during the read cycle, the read operation until that time is cancelled.

Therefore, to perform read again, execute a new command and new address input.

tCHZ

tRHZ

DOUT

N+2

High-Z

Share Link: